Method and apparatus for bias error reductioon in an N-port mode

Details Method and apparatus for bias error reductioon in an N-port mode Method and apparatus for bias error reductioon in an N-port mode

1996-03-25

1997-11-25

Blum, Theodore M.

Communications: directive radio wave systems and devices (e.g.,

Directive

Including a steerable array

H01Q 322, H01Q 324, H01Q 326

Patent

active

056917287

ABSTRACT:
A technique for compensating for bias errors that are inevitably introduced in an N-port analog modeformer (14) of the Butler matrix type, used to transform antenna arm signals obtained from a cylindrically symmetrical or spiral antenna (10), to an equal number of more useful mode signals. Corrupted mode signals from the analog modeformer (14) are downshifted in frequency in a coherent receiver processor (18), converted to digital corrupted mode signals in an analog-to-digital converter (22), and then further processed in a bias error reduction processor (26) to produce output signals that are a close approximation of true, uncorrupted mode signals. The bias error reduction processor 26 uses a memory (28) to store matrix quantities obtained from measurements previously made of the analog modeformer (14), and performs an error reduction function by simple matrix manipulations of the digital corrupted mode signals and the matrix quantities stored in the memory (28). The processor (26) may perform the matrix manipulations by calculation or may make use of a look-up table for faster processing.

REFERENCES:
patent: 4203114 (1980-05-01), Gerst et al.
patent: 4228436 (1980-10-01), DuFort
patent: 4366483 (1982-12-01), Hagedon et al.
patent: 4431995 (1984-02-01), Barton et al.
patent: 4489322 (1984-12-01), Zulch et al.
patent: 4513383 (1985-04-01), Hackett, Jr.
patent: 4630064 (1986-12-01), Andrews et al.
patent: 4965732 (1990-10-01), Roy, III et al.
patent: 5021796 (1991-06-01), Corzine et al.
patent: 5065162 (1991-11-01), Akaba et al.
patent: 5214745 (1993-05-01), Sutherland
patent: 5253192 (1993-10-01), Tufts
patent: 5293114 (1994-03-01), McCormick et al.
patent: 5315307 (1994-05-01), Tsui et al.
patent: 5327213 (1994-07-01), Blake et al.
patent: 5373299 (1994-12-01), Ozaki et al.
patent: 5381150 (1995-01-01), Hawkins et al.
patent: 5390258 (1995-02-01), Levin
patent: 5410621 (1995-04-01), Hyatt

Affiliated with

Also associated with

Rating

Method and apparatus for bias error reductioon in an N-port mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for bias error reductioon in an N-port mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for bias error reductioon in an N-port mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2110712