Method and apparatus for avoiding false switching in an...

Details Method and apparatus for avoiding false switching in an... Method and apparatus for avoiding false switching in an...

2007-07-10

2007-07-10

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

C327S333000, C326S080000, C326S081000, C326S086000

Reexamination Certificate

active

10911434

ABSTRACT:
A system and method for reducing forward inadvertent biasing of a switch having a transistor. The gate of the transistor is connected to ground and a voltage source less than ground. A control signal of the gate is then applied to a level translator to compensate for the voltage applied to the gate.

REFERENCES:
patent: 4061929 (1977-12-01), Asano
patent: 5742183 (1998-04-01), Kuroda
patent: 5808502 (1998-09-01), Hui et al.
patent: 5963080 (1999-10-01), Miske et al.
patent: 6052019 (2000-04-01), Kwong
patent: 6400189 (2002-06-01), McDaniel
patent: 6559703 (2003-05-01), Kwong et al.
patent: 6724226 (2004-04-01), Kim

Affiliated with

Also associated with

Rating

Method and apparatus for avoiding false switching in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for avoiding false switching in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for avoiding false switching in an... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3749594