Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate
2004-08-11
2010-06-01
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
C712S217000
Reexamination Certificate
active
07730282
ABSTRACT:
A method and system for avoiding various hazards for instructions which are propagating through a microprocessor pipeline. When a plurality of instructions exist within the pipeline which read and write the same value, a vector is established to distinguish the older from the newer instructions. Further, before instructions are dispatched for execution, pointers are generated which identify the particular instruction which had the operand or parameter value needed. Accordingly, by monitoring both the recent vector and pointers, dated dependency hazards can be avoided.
REFERENCES:
patent: 4757444 (1988-07-01), Aoyama et al.
patent: 4799183 (1989-01-01), Nakano et al.
patent: 5471591 (1995-11-01), Edmondson et al.
patent: 5805849 (1998-09-01), Jordan et al.
patent: 5898853 (1999-04-01), Panwar et al.
patent: 5903918 (1999-05-01), Bauman et al.
patent: 6138230 (2000-10-01), Hervin et al.
patent: 6212623 (2001-04-01), Witt
patent: 6260189 (2001-07-01), Batten et al.
patent: 6334182 (2001-12-01), Merchant et al.
patent: 6360292 (2002-03-01), Manning
patent: 6408378 (2002-06-01), O'Connor
patent: 6438681 (2002-08-01), Arnold et al.
patent: 6470445 (2002-10-01), Arnold et al.
patent: 6490674 (2002-12-01), Arnold et al.
patent: 6542986 (2003-04-01), White
patent: 6542988 (2003-04-01), Tremblay et al.
patent: 6662293 (2003-12-01), Larson et al.
patent: 2002/0169947 (2002-11-01), Bilardi et al.
patent: 2001092660 (1999-09-01), None
“UltraSparc-3 Aims at MP Servers” Peter Song—Oct. 27, 1997, Microprocessor Report.
“Synchronous Counters—Final Report” Retrieved from archive.org dated Jun. 13, 2002. Note that archive.org had trouble rendering the cached page. Therefore, a current page has been included for reference, and a screenshot of the cited portion from the cached copy is included in particular to show that this information was available at that date.
Diefendorff et al. (Diefendorff) (PC Processor Microarchitecture) Microdesign Resources, Jul. 12, 1999, Microprocessor Report.
RD-414103-A, Oct. 10, 1998.
Dieffenderfer James N.
Nunamaker Nathan S.
Patel Sanjay B.
Chan Eddie P
Cockburn Joscelyn G.
International Business Machines - Corporation
McBurney Mark E.
Tyson Thomas E.
LandOfFree
Method and apparatus for avoiding data dependency hazards in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for avoiding data dependency hazards in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for avoiding data dependency hazards in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4249471