Electrical computers and digital processing systems: multicomput – Computer-to-computer direct memory accessing
Patent
1996-09-12
1999-07-13
Ramirez, Ellis B.
Electrical computers and digital processing systems: multicomput
Computer-to-computer direct memory accessing
G06F 1700
Patent
active
059220465
ABSTRACT:
A mechanism for avoiding the initiation of control read transactions on a system bus coupling a host system having a host memory and an interface connected to a peripheral unit as data is moved between the host system and the peripheral unit is presented. Control information associated with data memory portions in host memory is written to the interface for data memory portions storing outgoing data and data memory portions to receive incoming data. The interface includes a controller for moving data between the host memory and the interface by first obtaining the control information for the associated data portions. The interface writes status reports in association with the movement of data between the interface and the host memory via the system bus. The mechanism thus enables data transfers to occur via the system without the initiation of control reads in absence of an exception condition.
REFERENCES:
patent: 5115429 (1992-05-01), Hluchyi et al.
patent: 5153884 (1992-10-01), Lucak et al.
patent: 5247626 (1993-09-01), Firoozmand
patent: 5274768 (1993-12-01), Traw et al.
patent: 5280475 (1994-01-01), Yanagi et al.
patent: 5313454 (1994-05-01), Bustini et al.
patent: 5404536 (1995-04-01), Ramakrishnan et al.
patent: 5412782 (1995-05-01), Hausman et al.
patent: 5426635 (1995-06-01), Mitra et al.
patent: 5440690 (1995-08-01), Rege et al.
patent: 5463620 (1995-10-01), Sriram
patent: 5504900 (1996-04-01), Raz
patent: 5515359 (1996-05-01), Zheng
patent: 5515363 (1996-05-01), Ben-Nun et al.
patent: 5528587 (1996-06-01), Galand et al.
patent: 5528591 (1996-06-01), Lauer
patent: 5530806 (1996-06-01), Condon et al.
patent: 5530874 (1996-06-01), Emery et al.
patent: 5579312 (1996-11-01), Regache
patent: 5592476 (1997-01-01), Calamvokis et al.
patent: 5594729 (1997-01-01), Kanakia et al.
patent: 5606559 (1997-02-01), Badger et al.
patent: 5610921 (1997-03-01), Christensen
patent: 5623605 (1997-04-01), Keshav et al.
patent: 5629937 (1997-05-01), Hayter et al.
patent: 5633870 (1997-05-01), Gaytan et al.
patent: 5649110 (1997-07-01), Ben-Nun et al.
patent: 5650993 (1997-07-01), Lakshman et al.
patent: 5687316 (1997-11-01), Graziano et al.
patent: 5694390 (1997-12-01), Yamato et al.
patent: 5701291 (1997-12-01), Roberts
patent: 5701480 (1997-12-01), Raz
patent: 5708799 (1998-01-01), Gafken et al.
patent: 5712976 (1998-01-01), Falcon, Jr. et al.
patent: 5715250 (1998-02-01), Watanabe
patent: 5721955 (1998-02-01), Cedros et al.
patent: 5724513 (1998-03-01), Ben-Nun et al.
patent: 5726985 (1998-03-01), Daniel et al.
patent: 5737313 (1998-04-01), Kolaroy et al.
B. R. Venkatraman, R.E. Newman-Wolfe, "Transmission Schedules To Prevent Traffic Analysis"; IEEE Comput. Soc. Press, Los Alamitos, CA., USA, pp. 105-115 Dec. 1993.
Smith et al., Giving Applications Access To BGS Networking;, IEEE Network pp. 44-52 Jul. 1993.
You et al., A Study On The Performance Of A Frame Relay Network Adapter For An Information Service Access Point, IEEE ICCS, pp. 1175-1179, 1994.
Cheung Wing
Roman Peter J.
Thomas Robert E.
Washabaugh Douglas M.
Cabletron Systems Inc.
Ramirez Ellis B.
LandOfFree
Method and apparatus for avoiding control reads in a network nod does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for avoiding control reads in a network nod, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for avoiding control reads in a network nod will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2271815