Method and apparatus for averaging parity protected binary...

Details Method and apparatus for averaging parity protected binary... Method and apparatus for averaging parity protected binary...

2004-05-28

2008-10-14

Mai, Tan V (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07437399

ABSTRACT:
A method and an apparatus for averaging includes generating a carry using a least significant bit of each of two binary numbers, wherein the two binary numbers include a first binary number and a second binary number, and adding a first shifted binary number, a second shifted binary number, and the carry generated, thereby outputting an average of the two binary numbers. The carry generated is added to the least significant bit position. The first shifted binary number is obtained by right-shifting the first binary number by one bit, and the second shifted binary number by right-shifting the second binary number by one bit.

REFERENCES:
patent: 4894794 (1990-01-01), Shenk
patent: 5883824 (1999-03-01), Lee et al.
patent: 51-147934 (1976-12-01), None
patent: 52-135256 (1977-11-01), None
patent: 7-73163 (1995-03-01), None
patent: 10-105382 (1998-04-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for averaging parity protected binary... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for averaging parity protected binary..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for averaging parity protected binary... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4008379