Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Patent
1994-09-26
1996-10-29
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
327295, 327157, 327158, 327244, H03L 700, H03L 718
Patent
active
055700535
ABSTRACT:
A system clock signal is delivered to a plurality of load devices by means of a common loop filter and delay line and a plurality of phase detectors and charge pumps each associated to a different load. The delay line provides a plurality of substantially identical phase corrected clock signals, each clock signal being coupled to the associated load device via an associated conductor member. In one embodiment, each conductor member comprises a loop consisting of a pair of conductors having substantially identical path lengths. The phase adjusted clock signals on the proximal end of the outbound conductor are coupled back as a first feedback signal to one input of the associated phase detector. Another feedback signal comprises the clock signal returned from the device node along the second conductor of the pair. A third input to the phase detector is the system input clock signal, which is also coupled to a reference input of the delay line. Each phase detector/charge pump combination generates a phase error correction signal corresponding to any delay associated with a given loop and device. The plurality of phase error correction signals are averaged in a loop filter and delay line, so that each phase corrected clock signal output from the delay line contains the average correction for all of the delays. In an alternate embodiment, the return loop is eliminated so that a single feedback signal representative of the delay induced by each load device is coupled to one input of a conventional two input phase detector. In this embodiment, the load effect on the distributed clock signals is averaged out.
REFERENCES:
patent: 3189835 (1965-06-01), Marsh
patent: 4595927 (1986-06-01), Menick
patent: 4626787 (1986-12-01), Mefford
patent: 4661721 (1987-04-01), Ushiku
patent: 4926066 (1990-05-01), Maini et al.
patent: 4998262 (1991-03-01), Wiggers
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5216302 (1993-06-01), Tanizawa
patent: 5223755 (1993-06-01), Richley
patent: 5254886 (1993-10-01), El-Ayat et al.
patent: 5258660 (1993-11-01), Nelson et al.
patent: 5274677 (1993-12-01), Ohuchi et al.
patent: 5361277 (1994-11-01), Grover
patent: 5408200 (1995-04-01), Buhler
patent: 5430397 (1995-07-01), Itoh et al.
Callahan Timothy P.
Hitachi Micro Systems Inc.
Lam T.
LandOfFree
Method and apparatus for averaging clock skewing in clock distri does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for averaging clock skewing in clock distri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for averaging clock skewing in clock distri will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1788529