Method and apparatus for automatic post-layout optimization of a

Details Method and apparatus for automatic post-layout optimization of a Method and apparatus for automatic post-layout optimization of a

1996-05-01

1998-10-20

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, 364490, G06F 1700, G06F 1750

Patent

active

058256610

ABSTRACT:
Automatic generation of post-layout optimization circuitry allows a computer system running an integrated circuit design tool to automatically compensate for timing errors by synthesizing circuit elements to bring the timing within specified timing constraints. A new circuit element is assigned a location without determining an allowable physical location on the integrated circuit, and all timing calculations are based on the assigned location. Then, once the timing constraints have been met by one or more new circuit elements, an incremental layout is performed to find physical locations for the new circuit elements, using the assigned locations as initial targets. By using assigned locations during timing calculations and later determining valid physical locations, many different circuit configurations may be evaluated in a short period of time, with only the best ones going through the more time-consuming step of layout and routing.

REFERENCES:
patent: 4805113 (1989-02-01), Ishii et al.
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5367469 (1994-11-01), Hartoog
patent: 5402357 (1995-03-01), Schaefer et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5436849 (1995-07-01), Drumm
patent: 5452226 (1995-09-01), Hooper et al.
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5461577 (1995-10-01), Shaw et al.
patent: 5473547 (1995-12-01), Muroga
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5598344 (1997-01-01), Dangelo et al.
patent: 5654898 (1997-08-01), Roetchisoender et al.
Ramachandran et al, "Combined Topological and Functionality-Based delay Estimation Using a Layout-Driven Approach for High-Level Applications", IEEE, 1994, pp. 1450-1460.
Hwang et al, "Exploiting Communication Complexity for Multilevel Logic Synthesis", IEEE, 1990, pp. 1017-1027.

Affiliated with

Also associated with

Rating

Method and apparatus for automatic post-layout optimization of a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for automatic post-layout optimization of a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for automatic post-layout optimization of a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-252195