Television – Synchronization – Automatic phase or frequency control
Reissue Patent
2000-09-08
2004-10-12
Grant, Chris (Department: 2614)
Television
Synchronization
Automatic phase or frequency control
C348S536000, C348S540000
Reissue Patent
active
RE038618
ABSTRACT:
FIELD OF THE INVENTION
The present invention pertains to converting from an analog video signal to a digital video signal, and in particular to automatically adjusting phase and frequency of a clock for converting from an analog signal to a digital signal
, and particularly for
.
BACKGROUND AND SUMMARY OF THE INVENTION
Presentations using multimedia projection display systems have become popular for purposes such as sales demonstrations, business meetings, and classroom sessions. In a common mode of operation, multimedia projection display systems receive analog video signals from a personal computer (PC). The video signals represent still, partial-, or full-motion display images of the type rendered by the PC. The analog video signals are converted into digital video signals to control a digitally-driven display object, such as a transmissive liquid crystal display (LCD), to form the display images for projection onto a display screen.
Two common types of multimedia projection display systems are LCD projectors and LCD projection panels. An LCD projector includes a transmissive LCD, a light source, and projection optics to form
ad
and
project display images in the manner
describes
described
above. An LCD projection panel includes a similar transmissive LCD to form the display image, but operates with a conventional overhead projector (OHP) having a light source and projection optics, to project the display image onto a display screen. Examples of such LCD projectors and LCD projection panels are sold under the respective trademarks LITEPRO and PANELBOOK by In Focus Systems, Inc. of Wilsonville, Ore., the assignee of the present application.
One desirable feature for multimedia display systems is compatibility with the various analog video signal modes generated by various PC's. These modes generally range from 640×480 to 1600×1200 resolutions provided at image refresh rates of 60 to 100 Hz. The resolution expresses the number of horizontal and vertical pixel elements that can be turned on and off. Given the variety of resolution modes, multimedia display systems include an interface that converts analog video signals of various modes to digital video signals capable of controlling the LCD.
In general, analog video signals comprise an analog image data signal for each of the primary colors red, green and blue, and digital timing signals, which may include a pulsed horizontal synchronizing signal (H
sync
) and a pulsed vertical synchronizing signal (V
sync
), or a composite sync signal. The individual analog color signals are generated from bit data in a memory portion of the PC, using three digital-to-analog (D/A) converters, one for each of red, green and blue.
FIG. 1a
shows an exemplary analog signal waveform
1
, with plateau regions (pixel data components)
2
that correspond to the color level of individual pixels of the image display. Consecutive pixel data components
2
are connected by signal transition regions
3
. The digital timing signal controls the raster-scanning of the analog video data signals across the monitor screen. The H
sync
pulse controls the horizontal raster scan rate, and the V
sync
pulse controls the image (or frame) refresh rate. In the case of a composite sync signal, a conventional sync separator is first used to obtain the horizontal and refresh signals.
As shown in
FIG. 1d
, each video frame
9
is usually produced to have a central active video region
11
surrounded by an inactive (“blanked”) margin
13
. The resolution refers to only the pixels in the active video region.
Because the LCD used in multimedia display systems
require
requires
digital video signals, either the LCD or the system normally has an analog to digital (A/D) signal converter for converting the PC-generated analog video signals into a digital format suitable for driving the LCD. The A/D signal converter is usually combined with a phase-locked loop (PLL), which may comprise a phase comparator, a low-pass loop filter, and a voltage-controlled oscillator (VCO) formed in a loop to generate a feedback signal that locks into H
sync
. In order to generate a selected multiple n of clock pulses for each period of H
sync
, a divide-by-n counter is added to the feedback loop between the VCO output and the phase comparator.
An example of a pixel clock waveform
4
is shown in FIG.
1
a. The number n of individual pixel pulses per H
sync
pulse may be set by reference to the resolution mode of the analog video source. To set the resolution mode, certain characteristics of the analog video signal, such as H
sync
and V
sync
, may be used to refer to a mode look-up table stored in the display system CPU. The number n should be set to equal the number of pixel data components in each horizontal line of the scanned analog signal, including those active video data region
11
and the blanked margin regions
13
(see
FIG. 1d
) on either side of the active region. For example, for a screen resolution of 640×480, n may be set at about 800 to include the blanked regions on either side of the 640 pixel-wide active video data region. Thus, the pixel clock would sample the continuous stream of analog image data 800 times along each horizontal line of the frame.
FIG. 1a
shows the desired relationship between the analog video data signal
1
and the pixel clock signal
4
. The number n of pixel clocks
5
is set to establish a one-to-one relationship between pixel clock pulses
5
and pixel data components
2
of the analog data signal
1
. This one-to-one relationship requires that the pixel clock signal frequency be equal to the analog video data signal frequency. Under this relationship, each pixel data component
2
of the analog signal is sampled by a single pixel clock pulse
5
, which reads the instantaneous voltage value of the pixel data component so that it can be digitized. Since the pixel clock pulses
5
have “jitter” zones
6
at their leading and trailing edges, the clock pulses
5
should be registered with the centers of the pixel data components
2
, so that the sampling is not randomly pushed by the jitter into the transition regions
3
of the analog video signal.
The stream of digitized values
form
forms
the digital video data signal, which is addressed to the LCD to appropriately set LCD pixels at blank (black) or selected activated (non-black) status to replicate the image defined by the analog video signal.
Unfortunately, such A/D conversion is often imperfect due to errors in the pixel clock sampling of the analog signal. Such sampling imprecision gives rise to frequency (also know as “tracking”) and “phase” errors, both of which may degrade the quality of the LCD image.
Referring to the analog video signal
1
and pixel clock signal
4
′ in
FIG. 1b
, tracking error results from the number n of pixel clocks being improperly set. As discussed above, the number n of pixel clocks should be equal to the number of pixel data components
2
of each horizontal line of analog video data signal. In
FIG. 1b
, the improper setting of n results in the pixel data components
2
not being sampled at a consistent point. For instance, n is set too large in clock signal
4
′ (i.e. the clock signal frequency is too high). The resulting crowding of the pixel clock pulses
5
′ yields an additive leftward drift of the pixel clock pulses
5
′ relative to the pixel data components
2
of the analog video data signal
1
. Such drift causes sampling in the transition regions
3
. For instance, as indicated by positional bracket A, the leading edges
7
′ of the third through the sixth clock pulses
5
′ sample in transition zones
3
of the analog video signal
1
. Accordingly, the transition zone data will be erroneous
,
and the image information from adjacent non-sampled pixel data components
2
will be missing from the digitized video signal. If n is erroneously set large enough, the pixel clock pulses may be so
crowed
crowded
that individual analog pixel data components
2
may be double-sampled. On the o
Grant Chris
InFocus Corporation
Schwabe Williamson & Wyatt P.C.
LandOfFree
Method and apparatus for automatic pixel clock phase and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for automatic pixel clock phase and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for automatic pixel clock phase and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3299464