Multiplex communications – Quadruplex – Repeater
Patent
1997-11-06
2000-08-22
Nguyen, Chau
Multiplex communications
Quadruplex
Repeater
370502, 370445, 710101, H04B 156, H04J 308
Patent
active
061083127
ABSTRACT:
An apparatus for automatically activating a clock master circuit in a stack of Fast Ethernet repeaters includes a first stackable Fast Ethernet repeater is disclosed. The first stackable Fast Ethernet repeater includes a first on pin having a first on pin logical state. The first on pin logical state is indicative of whether or not the first stackable Fast Ethernet repeater is configured in the stack of Fast Ethernet repeaters so that no other Fast Ethernet repeater occupying a position in the Fast Ethernet repeater stack that is before the position of the first Fast Ethernet repeater is powered on. A weak pull up voltage source is connected to the first on pin. The weak pull up voltage is derived from a switched power supply in the Fast Ethernet repeater so that when the Fast Ethernet repeater is powered on, the weak pull up voltage is present and when the Fast Ethernet repeater is powered off, the weak pull up voltage is not present. A clock master circuit has an enable input that is controlled by the first on pin logical state. A second stackable Fast Ethernet repeater includes a power state output pin. The power state output pin is configured to be connected to ground when the second Fast Ethernet repeater is powered on. A connector cable runs from the first Fast Ethernet repeater to the second Fast Ethernet repeater. The connector cable connects the first on pin from the first stackable Fast Ethernet Repeater to the power state output pin of the second stackable Fast Ethernet repeater. Thus, the clock master circuit in the first stackable Fast Ethernet Repeater is enabled based on whether the second stackable Fast Ethernet repeater is powered on.
REFERENCES:
patent: 5680113 (1997-10-01), Allen et al.
patent: 5805596 (1998-09-01), Kranzler et al.
patent: 5945814 (1999-08-01), Covaro
patent: 5961619 (1999-10-01), Voloshin
Network Systems Tutorial for IEEE Std 802.3, Repeater Functions and System Design Topology Considerations for Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Local Area Networks (LANs); Section 4, Repeater Functions, pp. 7-14 (1995).
International Standard ISO/IEC 8802-3: 1996(E) ANSI/IEEE Std 802.3, 1996 Edition; Carrier sense multiple access with collision detection (CSMA/DC) access method and physical layer specifications; Section 9, Repeater unit for 10 Mb/s baseband networks, pp. 125-155.
Cisco Technology Inc.
Nguyen Chau
Nguyen Phuongchau Ba
LandOfFree
Method and apparatus for automatic activation of a clock master does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for automatic activation of a clock master , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for automatic activation of a clock master will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-589169