Horology: time measuring systems or devices – Cases – Adaptable
Patent
1992-11-03
1995-12-05
Kriess, Kevin A.
Horology: time measuring systems or devices
Cases
Adaptable
368 10, 371 14, 395650, 395375, G06F 106, G06F 1100
Patent
active
054737672
ABSTRACT:
An apparatus and method for controlling the stopping of the clock signal utilized by the processing unit of a computer system comprises the use of a novel external pin which can be enabled to initiate a sequence of events that results in the halting of the internal clock signal. The invention includes a microcode engine that responds to the assertion of the external pin by executing a sequence of steps which stops the current instruction on an instruction boundary. A logic circuit then generates a signal that masks the clock signal produced by the system's phase-locked loop. An interrupt mechanism is also utilized to prioritize the occurrence of the external signal among other system interrupts. The interrupt mechanism insures that the processor never has its clock stopped in the middle of a bus cycle.
REFERENCES:
patent: 4835728 (1989-03-01), Si et al.
patent: 4916697 (1990-04-01), Roche et al.
patent: 5175853 (1992-12-01), Kardach et al.
patent: 5189647 (1993-02-01), Suzuki et al.
patent: 5276888 (1994-01-01), Kardach et al.
patent: 5297276 (1994-03-01), Millar et al.
patent: 5359727 (1994-10-01), Kurita et al.
Cheng Jimmy S.
Kardach James P.
Nakanishi Tosaku
Banankhah Majid A.
Intel Corporation
Kriess Kevin A.
LandOfFree
Method and apparatus for asynchronously stopping the clock in a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for asynchronously stopping the clock in a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for asynchronously stopping the clock in a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1381177