Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Patent
1993-12-23
1999-11-16
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
709234, 710130, 710131, G06F 1300
Patent
active
059875860
ABSTRACT:
An apparatus for and method of providing rapid communication between separately clocked system elements. A network interface module is used as the overall system control and communication interface to each of the separate system elements. Each of these system elements is controlled by a different and dedicated programmable micro-engine. A separate register located within and addressable by each of the micro-engines provides the basic data transfer path. Access by a micro-engine to the corresponding register is easily accomplished by firmware. The bit serial scan interface between the network interface module and each of the registers is controlled by the network interface module.
REFERENCES:
patent: 4556974 (1985-12-01), Kozlik
patent: 4996688 (1991-02-01), Byers et al.
patent: 5140685 (1992-08-01), Sipple et al.
patent: 5157781 (1992-10-01), Harwood et al.
patent: 5299313 (1994-03-01), Petersen et al.
Donaghue Larry D.
Johnson Charles A.
Starr Mark T.
Unisys Corporation
LandOfFree
Method and apparatus for asynchronous device communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for asynchronous device communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for asynchronous device communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338520