Method and apparatus for assigning processors in parallel comput

Details Method and apparatus for assigning processors in parallel comput Method and apparatus for assigning processors in parallel comput

1992-02-04

1996-01-16

Kriess, Kevin A.

Boots, shoes, and leggings

3642319, 364DIG1, 36493141, 364DIG2, G06F 1300, G06F 738

Patent

active

054856124

ABSTRACT:
A computer system has a plurality of processors, each having a local memory. An expression is represented by operands and operations and is expressed in a form of a tree. The operands are assigned to leaf nodes of the tree and the operations are assigned to interior nodes. Processors which store an operand represented by a leaf node are assigned to the leaf node. The tree is traced in a bottom-up fashion to determine a set of candidate processors to be assigned to each of the interior nodes. The candidate processors are determined from processors which are assigned to children nodes of each interior node in accordance with a majority method. The majority method is based on a rule that a processor which is most frequently assigned to the children nodes of an interior node is determined as a candidate processor. A root processor is assigned to a root node of the interior nodes from the candidate processors. The tree is then traced in a top-down fashion to determine definitely one processor to be assigned to each interior node from the candidate processors determined for the corresponding interior node.

REFERENCES:
patent: 4344134 (1982-08-01), Barnes
patent: 4766534 (1988-08-01), DeBenedictis
patent: 4843540 (1989-06-01), Stolfo
patent: 4845744 (1989-07-01), DeBenedictis
patent: 4860201 (1989-08-01), Stolfo
patent: 4910669 (1990-03-01), Gorin et al.
"An Invitation to the World of PAX" by Tsutomu Hoshino, IEEE 1986, pp. 68-79.
"Design of HM.sup.2 P--A Hierarchical Multimicroprocessor for General-Purpose Applications" by Shin et al, IEEE 1982, pp. 1045-1053.
"A Parallel Processing Scheme For Tree-Structured Image Generation System" by Hiroshi Deguchi et al, IEEE 1988, pp. 569-572.
"Parallelism and Array Processing" by Vasilii Zakharov, IEEE 1984, pp. 45-78.
"A Reconfigurable and Hierarchical Parallel Processing Architecture: Performance Results for Stereo Vision" by Alok N. Choudhary et al, IEEE 1990, pp. 389-393.
"The ETH-Multiprocessor EMPRESS: A Dynamically Configurable MIMD System" by Richard E. Buehrer IEEE 1982 pp. 1035-1044.
Gilbert, John R. "Optimal Expression Evaluation for Data Parallel Architectures," Journal of Parallel and Distributed Computing, vol. 13, No. 1, Sep. 1991, pp. 58-64. (Provided in English).

Affiliated with

Also associated with

Rating

Method and apparatus for assigning processors in parallel comput does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for assigning processors in parallel comput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for assigning processors in parallel comput will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-317167