Method and apparatus for assembling a semiconductor package for

Semiconductor device manufacturing: process – With measuring or testing – Packaging or treatment of packaged semiconductor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438 14, H01R 4300

Patent

active

057390509

ABSTRACT:
A method and apparatus for assembling a temporary package for a semiconductor die are provided. The temporary package includes a package base, an interconnect for establishing electrical communication with the die, and a force applying mechanism for biasing the die against the interconnect. The method includes the steps of: supporting the package base; aligning the die with the interconnect held in the package base; placing the die and interconnect in contact; and then attaching the force applying mechanism to the base while it is allowed to slide along a plane parallel to the base to compensate for misalignment. The apparatus includes a movable support for the package base; an optical probe for aligning the die and interconnect; a vacuum conduit for placing the die in contact with the interconnect; and a slide holder for attaching the force applying mechanism to the base.

REFERENCES:
patent: 4899921 (1990-02-01), Bendat et al.
patent: 5006792 (1991-04-01), Malhi et al.
patent: 5073117 (1991-12-01), Malhi et al.
patent: 5088190 (1992-02-01), Malhi et al.
patent: 5123850 (1992-06-01), Elder et al.
patent: 5159266 (1992-10-01), Appolo
patent: 5307891 (1994-05-01), Wood et al.
patent: 5367253 (1994-11-01), Wood et al.
patent: 5397245 (1995-03-01), Roebuck et al.
patent: 5406699 (1995-04-01), Oyama
patent: 5408190 (1995-04-01), Wood et al.
patent: 5419807 (1995-05-01), Akram et al.
patent: 5451165 (1995-09-01), Cearley-Cabbiness et al.
patent: 5456404 (1995-10-01), Robinette, Jr. et al.
patent: 5519332 (1996-05-01), Wood et al.
patent: 5541525 (1996-07-01), Wood et al.
patent: 5548884 (1996-08-01), Kim
patent: 5578934 (1996-11-01), Wood et al.
patent: 5634267 (1997-06-01), Farnworth et al.
Cloud et al., Equipment, Processes and Methods for High Volume KGD Production, Third Annual Manufacturing Test Conference, Semicon West. 1996 .

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for assembling a semiconductor package for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for assembling a semiconductor package for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for assembling a semiconductor package for will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-634172

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.