Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Reexamination Certificate
2006-07-11
2006-07-11
Tran, Thien F. (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
C257S717000, C257S719000, C257S778000
Reexamination Certificate
active
07075180
ABSTRACT:
In some embodiments, a method includes providing an integrated circuit (IC) die in a package. The IC die may have a metal layer on a back surface of the IC die. The method may also include applying a bias signal to the IC die via the metal layer.
REFERENCES:
patent: 5287247 (1994-02-01), Smits et al.
De Vivek K.
Kommandur Badarinath
Narendra Siva G.
Tschanz James W.
Zia Victor
Buckley Maschoff & Talwalkar LLC
Intel Corporation
Tran Thien F.
LandOfFree
Method and apparatus for applying body bias to integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for applying body bias to integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for applying body bias to integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3526850