Method and apparatus for analyzing power consumption

Details Method and apparatus for analyzing power consumption Method and apparatus for analyzing power consumption

2011-03-01

2011-03-01

Lin, Sun J (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Logic design processing

C716S109000, C716S136000

Reexamination Certificate

active

07900172

ABSTRACT:
Disclosed is a power consumption analysis method capable of reducing an analysis time of power consumption. The method is performed on a design circuit having a characteristic signal for specifying an operating mode of a circuit block and the method comprises the steps of: measuring an operating rate of the characteristic signal in each unit analysis interval for analyzing the power consumption; determining, based on measurement results of the operating rate of the characteristic signal, whether to measure the operating rate of the circuit block whose operating mode is specified by the characteristic signal; and measuring the operating rate of the circuit block only when determined to measure the operating rate of the circuit block.

REFERENCES:
patent: 5625803 (1997-04-01), McNelly et al.
patent: 5692160 (1997-11-01), Sarin
patent: 6094527 (2000-07-01), Tsukamoto et al.
patent: 6330703 (2001-12-01), Saito et al.
patent: 6557157 (2003-04-01), Böthel
patent: 6625784 (2003-09-01), Ohta et al.
patent: 2004/0133867 (2004-07-01), Kitahara
patent: 2-136755 (1990-05-01), None
patent: 02-171861 (1990-07-01), None
patent: 05-265605 (1993-10-01), None
patent: 10-011482 (1998-01-01), None
patent: 10-254936 (1998-09-01), None
patent: 2001-059856 (2001-03-01), None
patent: 2002-092065 (2002-03-01), None
patent: 2002-288257 (2002-10-01), None
patent: 2003-242188 (2003-08-01), None
patent: 2004-062238 (2004-02-01), None
patent: 2004-133702 (2004-04-01), None
patent: WO 96/18962 (1996-06-01), None
Saurav Bhattacharyya, “Area and Power Efficient Pattern Prediction Architecture for Filter Cache Access Prediction in the Instruction Memory Hierarchy”, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005 (VLSI-TSA-DAT)., pp. 345-348.
Masanobu Hashimoto et al., “Glitch no Sakugen o Koryo shita Gate Sunpo Saitekika ni yoru Shohi Denryoku Sakugen Shuho”, DA Symposium '98, vol. 98, No. 9, ISSN: 1344-0640, pp. 269-274.

Affiliated with

Also associated with

Rating

Method and apparatus for analyzing power consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for analyzing power consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for analyzing power consumption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2656535