Method and apparatus for analyzing errors in integrated circuits

Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

324 731, 364579, G01R 3128

Patent

active

051646668

ABSTRACT:
Method and apparatus for analyzing errors or failures in integrated circuits wherein the integrated circuit is displayed on the picture screen of a work station (AS) and the circuit is excited with a test signal such that at least one measuring location is selected on a malfunction path and an actual signal tappable at this measuring location is compared to a rated signal and wherein the fault location is identified from the comparison results at the measuring locations. The object is to execute a method using an electron beam testing apparatus (EMG) such that the simplest possible measured data transfer occurs. For this purpose the selection of the measuring location on the malfunctioning path proceeds such that a portion (23) of the layout of the integrated circuit corresponding to the measuring location is displayed on the picture screen of the work station and the measuring location is marked by a cursor (24) and position signals depending on the positon of the cursor (24) are supplied to the electron beam measuring apparatus for aligning the electron beam (2) to the measuring location and such that the electron beam testing apparatus is utilized for the identification of the actual signal.

REFERENCES:
patent: 4538065 (1985-08-01), Miyoshi et al.
"Electron Beam Testing Methodology", P. Fazekas and Wolfgang, 1983 IEEE, pp. 26-31.
Elektronenstrahl-Besstechnik zur Prufung Integrierter Schaltungen Physik-Verlag 38 (1982) No. 8, pp. 253-258.
Electron Beam Measurements in Practice, Fazekas, Fox, Papp, Widulla and Wolfgang, Scanning Electron Microscopy 1983/IV, pp. 1595-1604, Sem Inc.
IBM Technical Disclosure Bulletin, De Stafeno et al., "Voltage Comparator System for Contactless . . . ", vol. 17, No. 10, Mar. 1975, pp. 2871-2873.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for analyzing errors in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for analyzing errors in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for analyzing errors in integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1174319

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.