Communications: electrical – Digital comparator systems
Patent
1978-04-27
1979-04-24
Malzahn, David H.
Communications: electrical
Digital comparator systems
3401461AV, G06F 1112
Patent
active
041515102
ABSTRACT:
In an information handling system in which a cyclic code is utilized to both detect and correct errors and a cyclical redundancy code is used for supplementary detection of errors, the cyclical redundancy code (CRC) polynomial is chosen to be a factor of the generator polynomial, g(x), of the error detection and correction (EDAC) code. In this way, the same check bits in the code word used for error detection and correction may be further utilized for a CRC check to supplement the error detection capabilities of the system. The risk of miscorrection of data is reduced to de minimus levels by the partitioning of data and count fields in the course of the development of the error detection and correction codes. Practice of the teachings herein disclosed provides a more efficient error detection and correction system with greatly reduced risk of miscorrection. An embodiment of the invention is disclosed following the methodology taught herein.
REFERENCES:
patent: 3801955 (1974-04-01), Howell
patent: 3859630 (1975-01-01), Bennett
patent: 4030067 (1977-06-01), Howell et al.
patent: 4117458 (1978-09-01), Burghard et al.
Circello Joseph C.
Howell Thomas H.
Scriver Robert E.
Holloway, Jr. William W.
Honeywell Information Systems
Malzahn David H.
Prasinos N.
Reiling R. T.
LandOfFree
Method and apparatus for an efficient error detection and correc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for an efficient error detection and correc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for an efficient error detection and correc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1993895