Method and apparatus for alias suppressed digitizing of high...

Details Method and apparatus for alias suppressed digitizing of high... Method and apparatus for alias suppressed digitizing of high...

2006-05-16

2006-05-16

Nguyen, John B (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S143000, C341S156000

Reexamination Certificate

active

07046183

ABSTRACT:
A method and apparatus for sampling an analog input signal and storing digital values in a memory, wherein a sequence of clock pulses is generated at a predetermined frequency and a pseudo-random integer is generated at every sampling pulse. The sequence of clock pulses is divided by the integer to select one last pulse from every series of clock pulses. A sequence of sampling pulses is formed by generating a second pseudo-random integer and delaying the selected clock pulse. An analog input signal at the delayed clock pulse is sampled and converted to a predetermined digital format. The current signal sample value is stored in a memory.

REFERENCES:
patent: 4694244 (1987-09-01), Whiteside et al.
patent: 6218982 (2001-04-01), Shirai et al.

Affiliated with

Also associated with

Rating

Method and apparatus for alias suppressed digitizing of high... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for alias suppressed digitizing of high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for alias suppressed digitizing of high... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3539841