Oscillators – Automatic frequency stabilization using a phase or frequency... – Plural oscillators controlled
Reexamination Certificate
2000-05-12
2001-12-25
Grimm, Siegfried H. (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Plural oscillators controlled
C331S025000, C375S371000, C375S376000, C455S307000
Reexamination Certificate
active
06333678
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to components for use in the transport of data upon digital networks, specifically to a method and apparatus for agile phase noise filtering.
BACKGROUND OF THE INVENTION
In digital communication systems, often a clock signal (or just “clock”) must be recovered from a data signal in the receiver. Ideally, signal level transitions in the data signal are equally or regularly spaced, with a period determined by the bit rate of the signal. In real world applications, however, when a data stream arrives at the receiver, the period of successive bits may be slightly longer or shorter than the period defined by the bit rate of the given signal. This variability may be referred to as “jitter”.
Commonly, filtering jitter from a clock signal makes use of a phase locked loop (PLL). A typical PLL filter includes a variable frequency signal source, a loop filter and a phase difference detector. In operation, a reference clock (the clock to be filtered) is compared, at the phase difference detector, to a signal output from the signal source. An indication of the phase difference detected between the signal source output and the reference clock is received by the loop filter and a filtered indication is passed to the signal source. Based on the filtered indication, the frequency of the signal output from signal source is adjusted. This adjustment acts to reduce the phase difference. After a “training” period, the resulting signal at the output of the signal source achieves a lock on the frequency and phase of the reference clock signal, and has qualities (i.e. low jitter) of the variable frequency signal source.
Often filters are described by a dynamic response. A desired dynamic response for a PLL may be attained by setting loop filter parameters appropriately. Bandwidth and damping factor are often the loop filter parameters that are set by a filter designer. The choice of these parameters depends upon the application. A wide bandwidth and low damping factor are desired to track a reference clock tightly (and therefore tolerate jitter on the reference clock), whereas a low bandwidth is desired to filter out jitter on the reference clock. Consequently, a compromise is typically required.
The standard for SONET (Synchronous Optical Networks) specifies jitter in three modes: jitter generation, jitter transfer and jitter tolerance. Jitter generation specifications identify how much jitter an interface may add to a data stream, assuming a stable reference clock. Jitter transfer specifications identify how a serial interface must process or filter jitter input from the reference clock, assuming a reference clock derived from a data stream. Jitter tolerance specifications identify how much jitter a serial receiver interface must be able to accept over a link while still recovering data within a bit error rate (BER) limit of the link.
When filtering jitter from a clock derived from a data stream, it is common practice to use a low bandwidth PLL. A frequency source within the low bandwidth PLL is required to have sufficiently low noise. More particularly, a voltage controlled crystal oscillator (VCXO) based PLL is required to meet jitter requirements of common transport protocols (e.g. SONET, Fiber Channel, etc.). The problem with using a VCXO is that the tuning range is very small, usually limited to a few hundred parts per million, and, as a result, different VCXO based PLLs are required in applications with different bit rates.
In the emerging Metropolitan network, there is a need to carry any protocol within existing (e.g. SONET) and emerging (e.g. Optical Network) data transportation facilities. To carry a signal through these networks it is necessary at a receiver to regenerate the data, recover a clock and re-time the data at optical interfaces external to, and within, these networks. There is a need, then, for a receiver that can work with any bit rate, provide compliant level of service, in this case jitter, regenerate a clean clock from a payload asynchronously mapped into a fixed rate carrier and reduce phase noise accumulated through a transmission system to meet jitter requirements.
Currently, PLLs based upon integrated voltage controlled oscillators (VCOs) are used to provide the ability to work with different bit rates, i.e. “bit rate agility”. However, because the intrinsic phase noise of these integrated VCO solutions is high, the bandwidth of these PLLs cannot be reduced sufficiently low to filter out accumulated jitter at low frequencies.
SUMMARY OF THE INVENTION
The invention provides a method and apparatus for filtering the jitter (also known as phase noise) from a data stream or from a clock that may or may not be associated with a data stream. The term “agile” is used to identify the possibility that the clock or data stream to be filtered may be of any arbitrary rate. By using a synthesizer to convert the frequency of a low phase noise signal, output, for example, from a voltage controlled crystal oscillator (VCXO), to a frequency similar to a desired output rate, a limitation normally caused by the narrow tuning range of a VCXO may be overcome. Alternatively, the output rate may be converted to one similar to the VCXO frequency or both the output rate and VCXO frequency may each be converted to a common frequency. Synthesizer techniques which may be used include fractional counters, gapped clocks, dual dividers and direct digital synthesis, among others. When adapting a filter for a new bit rate, rather than replacing the VCXO, a designer need only alter synthesizer settings.
In accordance with an aspect of the present invention there is provided an agile phase noise filter including a phase locked loop having a variable frequency signal source for generating a low phase noise oscillator signal based on a voltage input and a synthesizer for scaling the oscillator signal to obtain a synthesizer signal.
In accordance with another aspect of the present invention there is provided an agile phase noise filter including a first phase difference detector for detecting a first phase difference and generating a signal representative of the first phase difference, where the first phase difference may exist between a reference signal and a first feedback signal, a first loop a filter for filtering the signal representative of the first phase difference to obtain a first filtered signal, a variable frequency signal source for generating a low phase noise signal, where a frequency of the low phase noise signal is varied according to changes in the first filtered signal and where the varying tends to reduce the first phase difference and a first synthesizer for generating a synthesized signal, where the synthesized signal is phase locked with the reference signal, is dependent upon the low phase noise signal and where a frequency of the synthesized signal has a first pre-determined relationship with a frequency of the reference signal.
In accordance with a further aspect of the present invention there is provided a low jitter method for tracking a reference clock including comparing a phase of the reference clock with a feedback signal to generate a comparison signal, filtering the comparison signal to obtain a filtered signal, controlling a low noise oscillator with the filtered signal and scaling a frequency signal output from the oscillator to obtain a scaled signal, wherein the feedback signal comprises a function of the scaled signal.
In accordance with another aspect of the present invention there is provided a method of filtering phase noise from a reference signal of arbitrary rate including detecting a phase difference between the reference signal and a feedback signal, generating a signal representative of the detected phase difference and filtering the signal representative of the detected phase difference to obtain a filtered signal. The method further includes using the filtered signal to vary a frequency of a low phase noise signal, where the varying tends to reduce the detected phase difference, and using a synthesizer t
Brown Matthew D.
Kelly Colin G.
Wu Chung
Grimm Siegfried H.
Nortel Networks Limited
LandOfFree
Method and apparatus for agile phase noise filtering using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for agile phase noise filtering using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for agile phase noise filtering using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2556267