Method and apparatus for adjusting time delays in circuits...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S530000

Reexamination Certificate

active

06335650

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to integrated circuits in general, and in particular to integrated circuits having multiple operating supply voltages. Still more particularly, the present invention relates to a method and apparatus for adjusting time delays of critical timing circuits within an integrated circuit having multiple operating supply voltages.
2. Description of the Prior Art
Some integrated circuits are required to operate at a wide range of supply voltages. Generally speaking, the operating speed of logic gates within an integrated circuit is typically higher when operating at a high voltage than at a low voltage. Thus, in most cases, it is usually favorable to have an integrated circuit operating at a high supply voltage; however, certain critical timing circuits require to be operated at a predetermined range of speed, and an operating speed beyond the predetermined range attributed from a high supply voltage may cause early mode timing failures to the critical timing circuits.
In the prior art, delay circuits are commonly added to critical timing circuits to ensure correct operating condition can be achieved even at a high supply voltage. Specifically, each of the delay circuits has a fixed amount of time delay, and correct timing in a critical timing circuit can be achieved by adding a delay circuit with the proper amount of time delay to the critical timing circuit. Even though the delay circuits can provide correct timing for the critical timing circuits when the integrated circuit is operating at a high supply voltage level, but the delay circuits also degrade the speed performance of all logic circuits within the integrated circuit during low supply voltage operations. Consequently, it would be desirable to provide an improved method and apparatus for adjusting time delays in critical timing circuits within an integrated circuit having multiple operating supply voltages.
SUMMARY OF THE INVENTION
In accordance with a preferred embodiment of the present invention, a voltage level detector and a delay means are coupled to a critical timing circuit of an integrated circuit that is capable of operating at multiple supply voltages. The voltage level detector detects a supply voltage at which the integrated circuit is operating. When the circuit operates at a high voltage level, the delay of the critical timing circuit increases. When the circuit operates at a low voltage level, the delay of the critical timing circuit decreases. Delays of the critical timing circuit are increased by introducing delay elements in the switching path and by disabling output current enhancement devices. Delays of the critical timing circuit are decreased by eliminating the delay elements and enabling the output current enhancement devices.
All objects, features, and advantages of the present invention will become apparent in the following detailed written description.


REFERENCES:
patent: 4591745 (1986-05-01), Shen
patent: 5747972 (1998-05-01), Baretich et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for adjusting time delays in circuits... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for adjusting time delays in circuits..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for adjusting time delays in circuits... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2872522

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.