Static information storage and retrieval – Addressing – Sync/clocking
Patent
1999-07-23
2000-08-29
Nguyen, Tan T.
Static information storage and retrieval
Addressing
Sync/clocking
365194, G11C 800
Patent
active
061118125
ABSTRACT:
A method and apparatus is described for selectively adjusting control signal timing in a memory device as a function of the externally applied system clock speed. The memory device includes clock sensing circuitry that receives the system clock signal and responsively produces a speed signal having a value corresponding to the frequency of the system clock signal. The clock sensing circuitry includes a plurality of series-connected time-delay circuits through which a signal derived from the system clock signal propagates. The clock sensing circuitry also includes a plurality of latch circuits, each coupled with a respective one of the time delay circuits and latching the value of the signal reaching the respective time delay circuit. The speed signal is then derived from these latched signal values, indicating through how many of the time-delay circuits the signal has propagated. The memory device also includes a control signal delay circuit that receives an internal memory control signal and the speed signal, and responsively produces a delayed control signal having a time delay corresponding to the speed signal value. The control signal delay circuit includes a plurality of series-connected time-delay circuits, with the memory control signal propagating through a selected number of these circuits. The control signal delay circuit also includes a selection circuit that receives the speed signal and correspondingly routes the memory control signal through the selected number of the time-delay circuits, with the selected number corresponding to the value of the speed signal.
REFERENCES:
patent: 5646904 (1997-07-01), Ohno et al.
patent: 5761151 (1998-06-01), Hatakeyama
patent: 5768177 (1998-06-01), Sakuragi
patent: 5841707 (1998-11-01), Cline et al.
patent: 5986949 (1999-11-01), Toda
Gans Dean
Pawlowski Joseph T.
Wilford John R.
Micro)n Technology, Inc.
Nguyen Tan T.
LandOfFree
Method and apparatus for adjusting control signal timing in a me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for adjusting control signal timing in a me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for adjusting control signal timing in a me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1255775