Method and apparatus for addressing multi-bank memory

Details Method and apparatus for addressing multi-bank memory Method and apparatus for addressing multi-bank memory

1999-02-09

2000-07-25

Nelms, David

Static information storage and retrieval

Addressing

Plural blocks or banks

36523006, 36523008, G11C 800

Patent

active

060943971

ABSTRACT:
A method and apparatus for addressing multi-bank memory. The method includes generating a first bank select and generating a first row address. The first row address is stored and presented as a second bank select during an activate portion of the memory cycle. During an access portion of the memory cycle, a first bank select is generated and the saved second bank select is retrieved from storage. The first bank select and retrieved second bank select identify a bank of memory. The apparatus includes a storage device for saving the second bank select. The second bank select may be stored based on the value of the first bank select.

REFERENCES:
patent: 5898638 (1999-04-01), Keeth
patent: 5959929 (1999-09-01), Cowles et al.
patent: 5963497 (1999-10-01), Holland

Affiliated with

Also associated with

Rating

Method and apparatus for addressing multi-bank memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for addressing multi-bank memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for addressing multi-bank memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1341381