Boots – shoes – and leggings
Patent
1986-10-03
1989-11-28
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 900, G06F 938
Patent
active
048841978
ABSTRACT:
A microprocessor architecture is disclosed having separate very high speed instruction and data interface circuitry for coupling via respective separate very high speed instruction and data interface buses to respective external instruction cache and data cache circuitry. The microprocessor is comprised of an instruction interface, a data interface, and an execution unit. The instruction interface controls communications with the external instruction cache and couples the instructions from the instruction cache to the microprocessor at very high speed. The data interface controls communications with the external data cache and communicates data bidirectionally at very high speed between the data cache and the microprocessor. The execution unit selectively processes the data received via the data interface from the data cache responsive to the execution unit decoding and executing a respective one of the instructions received via the instruction interface from the instruction cache. In one embodiment, the external instruction cache is comprised of a program counter and addressable memory for outputting stored instructions responsive to its program counter and to an instruction cache advance signal output from the instruction interface. Circuitry in the instruction interface selectively outputs an initial instruction address for storage in the instruction cache program counter responsive to a context switch or branch, such that the instruction interface repetitively couples a plurality of instructions from the instruction cache to the microprocessor responsive to the cache advance signal, independent of and without the need for any intermediate or further address output from the instruction interface to the instruction cache except upon the occurrence of another context switch or branch.
REFERENCES:
patent: 3693165 (1972-09-01), Reiley et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3761881 (1972-09-01), Anderson et al.
patent: 3764996 (1973-10-01), Ross
patent: 3896419 (1975-07-01), Lange et al.
patent: 3898624 (1975-08-01), Tobias
patent: 3902164 (1975-08-01), Kelley et al.
patent: 3956737 (1976-05-01), Ball
patent: 4037209 (1977-07-01), Nakajima et al.
patent: 4057848 (1977-11-01), Hayashi
patent: 4068303 (1978-01-01), Morita
patent: 4077059 (1978-02-01), Cordi et al.
patent: 4151593 (1979-04-01), Jenkins et al.
patent: 4161024 (1979-07-01), Joyce et al.
patent: 4161036 (1979-03-01), Morris et al.
patent: 4173783 (1979-07-01), Couleur
patent: 4179734 (1979-01-01), O'Leary
patent: 4189767 (1980-01-01), Ahuja
patent: 4228497 (1980-05-01), Gupta
patent: 4229789 (1980-08-01), Morgan
patent: 4257097 (1981-02-01), Moran
patent: 4295193 (1981-10-01), Pomerene
patent: 4310880 (1982-09-01), Gehman
patent: 4314331 (1982-12-01), Porter et al.
patent: 4348724 (1982-07-01), Cushing et al.
patent: 4354225 (1982-11-01), Frieder
patent: 4360869 (1982-03-01), Stanley
patent: 4371928 (1983-09-01), Barlow et al.
patent: 4378591 (1983-07-01), Lemay
patent: 4381541 (1983-04-01), Baumann, Jr. et al.
patent: 4386402 (1983-05-01), Toy
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4392201 (1983-04-01), Brown et al.
patent: 4398243 (1983-05-01), Holberger
patent: 4400774 (1983-08-01), Toy
patent: 4407015 (1983-09-01), Ziobro
patent: 4407016 (1983-09-01), Ayliss et al.
patent: 4415969 (1983-01-01), Bayliss
patent: 4439824 (1984-03-01), Tsiang
patent: 4442487 (1984-08-01), Fletcher et al.
patent: 4443848 (1984-02-01), Gehman
patent: 4464712 (1984-08-01), Fletcher
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4482952 (1984-11-01), Akagi
patent: 4500962 (1985-02-01), Lamaire et al.
patent: 4502110 (1985-02-01), Saito
patent: 4513369 (1985-04-01), Sato
patent: 4563737 (1986-01-01), Nakamura et al.
patent: 4581702 (1986-04-01), Saroka et al.
patent: 4604688 (1986-08-01), Tone
patent: 4620275 (1986-10-01), Wallach et al.
patent: 4635194 (1987-01-01), Burger et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4680700 (1987-07-01), Hester et al.
patent: 4680702 (1987-07-01), McCarthy
patent: 4682281 (1987-07-01), Woffinden et al.
patent: 4685082 (1987-08-01), Cheung et al.
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4742449 (1988-05-01), Epstein et al.
patent: 4750112 (1988-06-01), Jones et al.
patent: 4754396 (1988-06-01), Horst et al.
patent: 4755933 (1988-07-01), Teshina et al.
patent: 4761731 (1988-08-01), Webb
Electronics International, vol. 55, No. 16, Aug. 1982, pp. 112-117, New York, U.S.; P. Knudson: "Supermini Goes Multiprocessor Route to Put it Up Front in Performance".
Losq, et al., "Conditional Cache Miss Facility for Handling Short/Long Cache Requests," IBM TDB, vol. 25, No. 1, Jun. '82, pp. 110-111.
Cho James Y.
Hollingsworth Walter H.
Sachs Howard G.
Intergraph Corporation
Neuyen Viet
Shaw Gareth D.
LandOfFree
Method and apparatus for addressing a cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for addressing a cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for addressing a cache memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-586054