Boots – shoes – and leggings
Patent
1992-04-15
1995-02-14
Harvey, Jack B.
Boots, shoes, and leggings
395425, 364243, 364245, 364246, 3642462, 364252, 3642551, 3642558, 364DIG1, G06F 1202, G06F 1206
Patent
active
053903080
ABSTRACT:
A method and apparatus for remapping of row addresses of memory requests to random access memory. A master device such as a central processing unit (CPU) issues a memory request comprising a memory address to the memory. The memory consists of multiple memory banks, each bank having a plurality of rows of memory elements. Associated with each memory bank is a sense amplifier latch which, in the present invention, functions as a row cache to the memory bank. The memory address issued as part of the memory request is composed of device identification bits to identify the memory bank to access, row bits which identify the row to access, and column address bits which identify the memory element within the row to access. When memory is to be accessed the row of data identified by the row bits is loaded into the sense amplifier latch and then is provided to the requesting master device. When a memory request is issued control logic determines whether the requested row is already located in the sense amplifier latch. If the row is already located in the sense amplifier latch, data is immediately provided to the requesting master device. If the row is not loaded into the sense amplifier latch, the memory bank is first accessed to load the row into the latch prior to providing the data to the requesting master device. As the memory access is faster if the requested row is already located in the latch and memory accesses frequently experience spatial and temporal locality, address remapping is performed to distribute neighboring accesses among the banks of memory. By distributing accesses among the banks of memory, the probability that the requested row is located in a latch in increased and the contention for a single latch is decreased.
REFERENCES:
patent: 4506364 (1985-03-01), Aichelmann, Jr. et al.
patent: 4550367 (1985-10-01), Hattori et al.
patent: 4608671 (1986-08-01), Shimizu et al.
patent: 4847758 (1989-07-01), Olson et al.
patent: 4937791 (1990-06-01), Steele et al.
patent: 5142276 (1992-08-01), Moffat
patent: 5159676 (1992-10-01), Wicklund et al.
patent: 5184320 (1993-02-01), Dye
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5247643 (1993-09-01), Shottan
patent: 5265236 (1993-11-01), Mehring et al.
patent: 5269010 (1993-12-01), MacDonald
patent: 5274786 (1993-12-01), Diehl
patent: 5303364 (1994-04-01), Mayer et al.
Farmwald Paul M.
Ware Frederick A.
Harvey Jack B.
Rambus Inc.
Whitfield Michael A.
LandOfFree
Method and apparatus for address mapping of dynamic random acces does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for address mapping of dynamic random acces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for address mapping of dynamic random acces will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-294827