Electrical computers and digital processing systems: processing – Processing architecture – Long instruction word
Reexamination Certificate
2006-05-09
2006-05-09
Treat, William M. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Long instruction word
C712S034000, C712S035000
Reexamination Certificate
active
07043625
ABSTRACT:
The present invention is a system in which a multiplicity of diverse dedicated hardware off-core execution units are connected to a core processor in order to increase the speed, power, and flexibility of the processor, and a method of operating the system. Reference instructions executed by the core processor initiate the execution of Configurable Long Instruction Word (CLIW) instructions stored in a CLIW memory. The operation of the off-core execution units is controlled by CLIW instructions. These CLIW instructions may also control operations performed by the core processor, and may be in addition to any other CLIW instructions that control the core processor exclusively. The off-core logic units are operationally connected to the data memory of the core processor under the control of the core processor's data address logic. The use of CLIW technology for the control of the off-core hardware logic units allows the addition of a plurality of diverse off-core logic units without affecting the instruction set, coding space, or instruction decoders of the core processor.
REFERENCES:
patent: 6023757 (2000-02-01), Nishimoto et al.
patent: 6026478 (2000-02-01), Dowling
patent: 6467036 (2002-10-01), Pechanek et al.
patent: 09-212358 (1996-08-01), None
patent: WO 99/42922 (1999-08-01), None
U.S. Appl. No. 09/247,686, filed Feb. 1999, Rosin et al.
The proceedings of the 8thInternational Conference on Signal Processing Applications&Technology, pp. 838-842, Sep. 1997, Miller Freeman Inc, San Fransisco CA TMS320C62xx CPU and Instruction Set, Jul. 1997 Texas Instruments Inc. Houston, Texas.
“DSP Processor Fundamentals—Architectures and Features” by Lapsley et al Berkeley Design Technology Inc.
PCT 1PER for PCT/US01/08583 dated May 8, 2002.
PCT Search Report for PCT/US01/08583 dated Jun 8, 2001.
Granot Haim
Hervigo Regis
Rosin Eyal
Friedman Mark M.
Infineon - Technologies AG
Treat William M.
LandOfFree
Method and apparatus for adding user-defined execution units... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for adding user-defined execution units..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for adding user-defined execution units... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3540953