Boots – shoes – and leggings
Patent
1994-04-15
1996-12-17
Shah, Alpesh M.
Boots, shoes, and leggings
395478, 395806, 364230, 3642384, 3642423, 36424291, 364DIG1, G06F 1314
Patent
active
055862896
ABSTRACT:
A processor within a parallel processing computer having a plurality of processors, where each processor is directly connected to a local storage memory. Each processor contains a principal processing element (PPE), a memory controller, and a multiplexor. The PPE executes a series of program instructions including local storage memory access instructions that cause the PPE to produce a local storage memory access request for accessing information within the local storage memory. The memory controller is connected to the PPE and a plurality of information resources of the parallel processing computer. This controller selectively routes local storage memory access requests from the information resources to an output port of the memory controller and generates an enable flag that is set to a first state when a selected one of the plurality of information resources can access the local storage memory and is set to a second state when the PPE is accessing the local storage such that access by the information resources is deferred until access by the PPE is complete. The multiplexor is connected to the PPE, the memory controller and the local storage memory. The multiplexor, operating in response to the enable flag, multiplexes the PPE access request with the selected information resource access requests such that access by the PPE to the local storage memory occurs substantially without time-delay interruption of the execution of program instructions by the PPE.
REFERENCES:
patent: 4344134 (1982-08-01), Barnes
patent: 4412286 (1983-10-01), O'Dowd
patent: 4414624 (1983-11-01), Summer
patent: 4636944 (1987-01-01), Hodge
patent: 4716525 (1987-12-01), Gilanyi et al.
patent: 4736363 (1988-04-01), Aubin et al.
patent: 4740954 (1988-04-01), Cotton et al.
patent: 4796232 (1989-01-01), House
patent: 4809362 (1989-02-01), Claus et al.
patent: 4837676 (1989-06-01), Rosman
patent: 4866668 (1989-09-01), Edmonds et al.
patent: 4965718 (1990-10-01), George
patent: 5018133 (1991-05-01), Tsukakoshi et al.
patent: 5038282 (1991-08-01), Gilbert et al.
patent: 5105424 (1992-04-01), Flaig et al.
patent: 5109379 (1992-04-01), Kume et al.
patent: 5113523 (1992-05-01), Colley
patent: 5117430 (1992-05-01), Berglund
patent: 5121502 (1992-06-01), Rau
patent: 5125076 (1992-06-01), Faber et al.
patent: 5129077 (1992-07-01), Hillis
patent: 5175865 (1992-12-01), Hillis
patent: 5197140 (1993-03-01), Balmer
patent: 5388217 (1995-02-01), Benzschawel et al.
S. B. Wu and M. T. Liu, "A Cluster Structure as an Interconnection Network for Large Multimicrocomputer Systems" IEEE Transactions on Computers, vol. 3-30, pp. 254-264 (Apr. 1981).
F. Pittelli and D. Smitley, "Analysis of a 3D Toroidal Network for a Shared Memory Architecture" Proceedings of Supercomputing '88 (IEEE Computer Society Press, Los Alamitos, CA; 1988) pp. 42-47.
C. Germain et al. "An Interconnection Network and a Routing Scheme for a Massively Parallel Multicomputer" Third Symposium on the Frontiers of Massiv ely Parallel Computation, Proceedings, 9 IEEE Computer Society Press; Los Alamitos CA; 1990 pp. 368-371.
"Maxion" Multiprocessor System product literature, (Concurrent Computer Corporation; Oceanport, New Jersey; Oct. 1993) 33 pages.
C. A. Robinson, Jr., "Advanced High-Speed Chips Move to Parallel Processing" Signal, Jun. 1993, pp. 23-31.
Z. G. Vranesic et al., "Hector: A Hierarchically Structured Shared-Memory Microprocessor" Computer, Jan. 1991, pp. 72-79.
R. Alverson et al, Conference Proceedings, 1990 Conference On Supercomputing, "The Tera Computer System" Association for Computing Machinery, 1990) pp. 1-6.
Chin Danny
Peters, Jr. Joseph E.
Taylor Herbert H.
Burke William J.
David Sarnoff Research Center Inc.
Shah Alpesh M.
LandOfFree
Method and apparatus for accessing local storage within a parall does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for accessing local storage within a parall, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accessing local storage within a parall will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1999871