Method and apparatus for accelerating rendering by coalescing da

Details Method and apparatus for accelerating rendering by coalescing da Method and apparatus for accelerating rendering by coalescing da

1998-04-06

2000-06-13

Tung, Kee M.

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

345422, G09G 536

Patent

active

06075544&

ABSTRACT:
A circuit for accelerating processing of pixel data being provided to a frame buffer comprising circuitry for determining that pixel values vary linearly over a scan line of a polygon to be rendered, linear interpolation circuitry for providing pixel values using a process of linear interpolation between accurately determined pixel values, and a circuit for collecting pixel values to be written to a frame buffer until a significant number of pixel values may be written together.

REFERENCES:
patent: 5767856 (1998-06-01), Peterson et al.
patent: 5850208 (1998-12-01), Poole et al.
patent: 5856829 (1999-01-01), Gray, III et al.

Affiliated with

Also associated with

Rating

Method and apparatus for accelerating rendering by coalescing da does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for accelerating rendering by coalescing da, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accelerating rendering by coalescing da will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2073190