Boots – shoes – and leggings
Patent
1992-07-10
1995-06-27
Bowler, Alyssa H.
Boots, shoes, and leggings
395200, 395425, 364DIG1, 364229, 364243, G06F 360
Patent
active
054288037
ABSTRACT:
A unified parallel processing architecture connects together an extendible number of clusters of multiple numbers of processors to create a high performance parallel processing computer system. Multiple processors are grouped together into four or more physically separable clusters, each cluster having a common cluster shared memory that is symmetrically accessible by all of the processors in that cluster; however, only some of the clusters are adjacently interconnected. Clusters are adjacently interconnected to form a floating shared memory if certain memory access conditions relating to relative memory latency and relative data locality can create an effective shared memory parallel programming environment. A shared memory model can be used with programs that can be executed in the cluster shared memory of a single cluster, or in the floating shared memory that is defined across an extended shared memory space comprised of the cluster shared memories of any set of adjacently interconnected clusters. A distributed memory model can be used with any programs that are to be executed in the cluster shared memories of any non-adjacently interconnected clusters. The adjacent interconnection of multiple clusters of processors to a create a floating shared memory effectively combines all three type of memory models, pure shared memory, extended shared memory and distributed shared memory, into a unified parallel processing architecture.
REFERENCES:
patent: 4130865 (1978-12-01), Heart et al.
patent: 4365292 (1982-12-01), Barnes et al.
patent: 4400768 (1983-08-01), Tomlinson
patent: 4445171 (1984-04-01), Neches
patent: 4636942 (1987-01-01), Chen et al.
patent: 4707781 (1987-11-01), Sullivan et al.
patent: 4720780 (1988-01-01), Dolecek
patent: 4745545 (1988-05-01), Schiffleger
patent: 4754398 (1989-06-01), Pribnow
patent: 4827403 (1989-05-01), Steele, Jr. et al.
patent: 4834483 (1989-05-01), Arthurs et al.
patent: 4873626 (1989-10-01), Gifford
patent: 4891751 (1990-01-01), Call et al.
patent: 4901230 (1990-02-01), Chen et al.
patent: 5055999 (1991-10-01), Frank et al.
patent: 5056000 (1991-10-01), Chang
patent: 5072371 (1991-12-01), Benner et al.
patent: 5081575 (1992-01-01), Hiller et al.
patent: 5113523 (1992-05-01), Colley et al.
patent: 5165038 (1992-11-01), Beard et al.
patent: 5179702 (1993-01-01), Spix et al.
patent: 5197130 (1993-03-01), Chen et al.
patent: 5208914 (1993-05-01), Wilson et al.
Fast Interrupt Mechanism for a Multiprocessor System, Ser. No.: 07/536,199, filed on Jun. 11, 1990.
Almasi, G. and Gottlieb, A., Highly parallel Computing, Benjamin Cummings 1989, Chpt. 1, "Overview", pp. 2-29, Chap. 8, Interconnection Networks pp. 278-299, Chapt. 10 MIMD Parallel Architectures pp. 354-475.
Gajski, D., Milutinovic, V., Siegel, H., and Furht, B. Computer Architecture, The Computer Society of the IEEE, (1987), Chpt. 2, "Topics in Parallel Processing and Multiprocessing", pp. 81-171.
Hennesy, J. and Patterson, D., Computer Architecture: A Quantative Approach, Morgan Kaufman (1990), Chap. 10, "Future Directions", pp. 570-592.
Hwang, K. and DeGroot, D., Parallel Processing for Supercomputers and Artificial Intelligence, McGraw Hill Publ., (1989) Chpt. 2, pp. 31-67.
Kain, R., Computer Architecture, Prentice Hall, (1989), vol. 1, Chpt. 3, "Shared Resource Synchronization", pp. 178-250.
ETA 10 System Overview: EOS, Tech. Note, Publ. 1006, ETA Systems, Sep. 30, 1988.
Clementi, E., Logan, D., Saarninen, J., "ICAP/3090: Parallel Processing For Large Scale Scientific and Engineering Problems", IBM Systems Journal, vol. 27, No. 4 (1988) pp. 475-509.
Pfister, G., "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture", Int'l Conf. on Parallel Processing, Aug. 1985, pp. 764-771.
Murakami, K., Akira, F., Sueyoshi, T. and Tomita, S., "An Overview of the Kyushi University Reconfigurable Parallel Processor", Aug. 1988, pp. 130-137.
Kuck, D., Davidson, E., Lawrie, D. and Sameh, A., "Parallel Supercomputing Today and the Cedar Approach", Science, vol. 231, Feb. 1986, pp. 967-974.
Goodman, J. and Woest, P., "The Wisconsin Multicube: A New Large Scale Cache-Coherent Multiprocessor", Proc. of the 1988 Int'l Conf. on Parallel Processing, IEEE, Feb. 1988, pp. 422-431.
Beard Douglas R.
Chen Steve S.
Priest Edward C.
Spix George A.
VanDyke James M.
Bowler Alyssa H.
Cray Research Inc.
Donaghue G.
LandOfFree
Method and apparatus for a unified parallel processing architect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a unified parallel processing architect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a unified parallel processing architect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-295760