Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control
Reexamination Certificate
2005-09-07
2008-03-11
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Frequency or repetition rate conversion or control
C327S117000, C377S048000
Reexamination Certificate
active
07342425
ABSTRACT:
A method and apparatus for dividing the frequency of an input clock signal by an odd integer is disclosed. The output of two asymmetrical clock dividers may be combined to produce a divided clock signal having a symmetrical waveform. Finite state machines may be used as asymmetrical clock dividers having desired duty cycles and relative turn-on and turn-off times to produce signals that combine to form a symmetrical divided clock signal. Alternatively, the output of an asymmetrical clock divider may be delayed by one input clock signal half-cycle and combined with the original asymmetrical signal to form a symmetrical divided clock signal.
REFERENCES:
patent: 3873815 (1975-03-01), Summers
patent: 4348640 (1982-09-01), Clendening
patent: 4366394 (1982-12-01), Clendening et al.
patent: 4715052 (1987-12-01), Stambaugh
patent: 5172400 (1992-12-01), Maemura
patent: 5552732 (1996-09-01), Huang
patent: 6389095 (2002-05-01), Sun
patent: 7012455 (2006-03-01), Chen
Luu An T.
National Semiconductor Corporation
Wells Kenneth B.
LandOfFree
Method and apparatus for a symmetrical odd-number clock divider does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a symmetrical odd-number clock divider, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a symmetrical odd-number clock divider will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3973164