Boots – shoes – and leggings
Patent
1989-05-03
1992-05-12
MacDonald, Allen R.
Boots, shoes, and leggings
364244, 3642542, 3642471, 364DIG1, G06F 1200
Patent
active
051135078
ABSTRACT:
A computer memory includes K hard memory locations, hereinafter HMLs, each HML having M counters. A reference address element stores a reference address sequence of N bits. A data register stores data as a sequence of M integers. The memory has a processor system for determining a subset of HMLs to access for each reference address during read and write operations. For each HML, the processor system receives a subset of the reference address bits equal in number to q. The subset of reference address bits is chosen by selecting, for each HML, q integers between 1 and N as selected coordinates, hereinafter SCs, each SC corresponding to a bit position within the reference address, and for each SC for each HML, assigning a 0 or 1 as an assigned value for that SC. The processor system then stores the SCs and the assigned values and, for each of the SCs for each of the HMLs, compares the assigned value for the SC with the value of the corresponding bit in the reference address bits. The processor system then accesses those HMLs for which the assigned values for all SCs are identical with the corresponding bits in the subset of the reference address bits. During a write, the processor system combines data in the data register with any data already located in the M counters in each of the accessed HMLs, the M counters in each of the accessed HMLs being used for storing the combined data. The memoryy also has an accumulator system made up of a set of M accumulators with the i.sup.th accumulator coupled to receive data from the i.sup.th counter, for each accessed HML, so that each of the accumulators accumulates integers from the counters, receiving one integer from the corresponding counter for each accessed HML, thereby obtaining a value Vi in the i.sup.th accumulator. The accumulator system can then be used for outputting data corresponding to the values in the accumulators.
REFERENCES:
patent: 4371951 (1983-02-01), Kort et al.
patent: 4442503 (1984-04-01), Schutt et al.
patent: 4575814 (1986-03-01), Brooks, Jr. et al.
patent: 4750108 (1988-06-01), Slavenburg
patent: 4816999 (1989-03-01), Berman et al.
patent: 4963810 (1990-10-01), Rojas et al.
Sparse, Distributed Memory Prototype: Principles of Operation, M. J. Flynn, P. Kanerva, B. Ahanin, N. Bhadkamkar, P. Flaherty, P. Hickey, Technical Report CSL-TR-87-338 Feb. 1988.
Sparse Distributed Memory Prototype: Address Module Hardware Guide--M. J. Flynn, R. Zeidman, E. Lochner Technical Report CSL-TR-88-373, Dec. 1988.
View of Kanerva's Sparse Distributed Memory--Denning, P. J., National Aeronautics and Space Administration, Moffett Field, Calif. Ames Research Center, Jun. 4, 1986 (Abstract only).
Kanerva's Sparse Distributed Memory: An Associative Memory Algorithm Well-Suited to the Connection Machine--Rogers, D., National Aeronautics and Space Administration, Moffett Field, Calif. Ames Research Center, Nov. 1988 (Abstract only).
Notes on Implementation of Sparsely Distributed Memory, Keeler, J. D.; Denning, P. J., National Aeronautics and Space Administration, Moffett Field, Calif. Ames Research Center, Aug. 7, 1986 (Abstract only).
Application of a Sparse, Distributed Memory to the Detection, Identification and Manipulation of Physical Objects, Semiannual Status Report Oct. 1985-Mar. 1986, Kanerva, P., National Aeronautics and Space Administration, 1986 (Abstract only).
Two Demonstrators and a Simulator for a Sparse Distributed Memory--Brown, R. L., National Aeronautics and Space Administration, Jun. 1987 (Abstract only).
Two Alternate Proofs of Wang's Lune formula for Sparse Distributed Memory and an Integral Approximation--Jaeckel, L. A., National Aeronautics and Space Administration, Feb. 3, 1988 (Abstract only).
Using Data Tagging to Improve the Performance of Kanerva's Sparse Distributed Memory--Rogers, D., National Aeronautics and Space Administration, Jan. 1, 1988 (Abstract only).
MacDonald Allen R.
Ray Gopal C.
Smith Joseph H.
Universities Space Research Association
LandOfFree
Method and apparatus for a sparse distributed memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a sparse distributed memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a sparse distributed memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2427768