Multiplex communications – Data flow congestion prevention or control – Flow control of data transmission through a network
Reexamination Certificate
2005-09-06
2005-09-06
Ho, Duc (Department: 2665)
Multiplex communications
Data flow congestion prevention or control
Flow control of data transmission through a network
C710S054000, C713S503000
Reexamination Certificate
active
06940816
ABSTRACT:
A memory controller is disclosed. The memory controller includes a slot-based controller adaptable to launch a packet that straddles a first fixed packet slot and a second fixed packet slot.
REFERENCES:
patent: 5778435 (1998-07-01), Berenbaum et al.
patent: 5873119 (1999-02-01), Khandekar et al.
patent: 6088774 (2000-07-01), Gillingham
patent: 6154821 (2000-11-01), Barth et al.
patent: 6182254 (2001-01-01), Bae
patent: 6226729 (2001-05-01), Stevens et al.
patent: 6381658 (2002-04-01), Swaminathan
patent: 6408398 (2002-06-01), Freker et al.
patent: 6564335 (2003-05-01), Freker
patent: WO 00/26744 (2000-05-01), None
“Intel® 840 Chipset: 82840 Memory Controller Hub (MCH) Datasheet”, Sep. 2000, Retrieved from the Internet: URL: ftp://download.intel.com/design/chipsets/datashts/29802002.pdf.
PCT International Search Report, PCT/US01/50659, Apr. 8, 2003.
PCT Written Opinion, PCT/US01/50659, mailed Nov. 24, 2004.
Blakely , Sokoloff, Taylor & Zafman LLP
Ho Duc
Nguyen Phuongchau Ba
LandOfFree
Method and apparatus for a slot-based memory controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a slot-based memory controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a slot-based memory controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3418834