Boots – shoes – and leggings
Patent
1996-05-15
1997-06-24
Malzahn, David H.
Boots, shoes, and leggings
364754, G06F 752
Patent
active
056423063
ABSTRACT:
A method and apparatus for multiple parallel multiplications of multiple packed data using a single multiplier is provided. Given multiple packed data as multiplicand blocks and as multiplier blocks, an early-out zero-skip feature examines a multiplicand block to be multiplied to determine if the multiplicand block consists of all zeros. If the multiplicand block consists of all zeros, then the corresponding multiplication is skipped. The early-out zero skip multiplier also examines the most significant bits of a multiplier block to be multiplied to determine if the most significant bits consist of all zeros. If the most significant bits of the multiplier block to be multiplied consist of all zeros, then the multiplicand block is multiplied with only the least significant bits of the corresponding multiplier block. Otherwise, if the most significant bits of the multiplier block consist of both zeros and ones, then the corresponding multiplicand block is multiplied with the entire multiplier block.
REFERENCES:
patent: 3192363 (1965-06-01), MacSorley
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 3900723 (1975-08-01), Bethany et al.
patent: 3919534 (1975-11-01), Hutson et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4276607 (1981-06-01), Wong
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5021987 (1991-06-01), Chan et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5187679 (1993-02-01), Vassiliadis
J. Shipnes, Graphics Processing with the 88110 RISC Microprocessor, IEEE (1992), pp. 169-174.
MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1991).
Errata to MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1992), pp. 1-11.
MC88110 Programmer's Reference Guide, Motorola Inc. (1992), p. 1-4.
i860.TM. Microprocessor Family Programmer's Reference Manual, Intel Corporation (1992), Ch. 1, 3, 8, 12.
R. B. Lee, Accelerating Multimedia With Enhanced Microprocessors, IEEE Micro (Apr. 1995), pp. 22-32.
TMS320C2x User's Guide, Texas Instruments (1993) pp. 3-2 through 3-11; 3-28 through 3-34; 4-1 through 4-22; 4-103; 4-119 through 4-120; 4-122; 4-150 through 4-151.
L. Gwennap, New PA-RISC Processor Decodes MPEG Video, Microprocessor Report (Jan. 1994), pp. 16, 17.
SPARC Technology Business, UltraSPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics, Sun Microsystems (Sep. 1994).
Y. Kawakami et al., LSI Applications: A Single-Chip Digital Signal Processor for Voiceband Applications, Solid State Circuits Conference, Digest of Technical Papers; IEEE International (1980).
B. Case, Phillips Hopes to Displace DSPs with VLIW, Microprocessor Report (Dec. 94), pp. 12-18.
N. Margulis, i860 Microprocessor Architecture, McGraw Hill, Inc. (1990) Ch. 6, 7, 8, 10, 11.
Pentium Processor User's Manual, vol. 3: Architecture and Programming Manual, Intel Corporation (1993), Ch. 1, 3, 4, 6, 8, and 18.
Mennemeier Larry M.
Witt Wolf C.
Intel Corporation
Malzahn David H.
LandOfFree
Method and apparatus for a single instruction multiple data earl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a single instruction multiple data earl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a single instruction multiple data earl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-153239