Method and apparatus for a pipeline architecture

Details Method and apparatus for a pipeline architecture Method and apparatus for a pipeline architecture

2003-11-19

2009-08-04

Etiene, Ario (Department: 2453)

Electrical computers and digital processing systems: multicomput

Network-to-computer interfacing

C370S389000, C370S469000

Reexamination Certificate

active

07571258

ABSTRACT:
A method for efficiently processing layers of a data packet is provided. The method initiates with defining a pipeline of processors communicating with a distributed network and CPU of a host system. Then, a data packet from the distributed network is received into a first stage of the pipeline. Next, the data packet is processed to remove a header associated with the first stage. Then, the processed data packet is transmitted to a second stage. The operations of processing and transmitting the processed data packet are repeated for successive stages until a header associated with a final stage has been removed. Then, the data packet is transmitted to the CPU of the host system. It should be appreciated that the header is not necessarily transformed at each stage. For example, suitable processing that does not strip the header may be applied at each stage.

REFERENCES:
patent: 5822559 (1998-10-01), Narayan et al.
patent: 5926475 (1999-07-01), Saldinger et al.
patent: 6044061 (2000-03-01), Aybay et al.
patent: 6072772 (2000-06-01), Charny et al.
patent: 6147996 (2000-11-01), Laor et al.
patent: 6195739 (2001-02-01), Wright et al.
patent: 6308228 (2001-10-01), Yocum et al.
patent: 6330236 (2001-12-01), Ofek et al.
patent: 6654823 (2003-11-01), Soejima et al.
patent: 6704794 (2004-03-01), Kejriwal et al.
patent: 6836808 (2004-12-01), Bunce et al.
patent: 6963563 (2005-11-01), Wong et al.
patent: 7130312 (2006-10-01), Amagai et al.
patent: 7185153 (2007-02-01), Chandra et al.
patent: 2001/0021189 (2001-09-01), Shiota
patent: 2002/0054594 (2002-05-01), Hoof et al.
patent: 2002/0057669 (2002-05-01), Joung
patent: 2002/0064170 (2002-05-01), Siu et al.
patent: 2002/0071433 (2002-06-01), Tsuruoka et al.
patent: 2003/0163589 (2003-08-01), Bunce et al.
patent: 2005/0068948 (2005-03-01), Bhardwaj
patent: 2005/0232303 (2005-10-01), Deforche et al.

Affiliated with

Also associated with

Rating

Method and apparatus for a pipeline architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for a pipeline architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a pipeline architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4076161