Method and apparatus for a clock circuit

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Phase shift by less than period of input

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S257000, C327S237000

Reexamination Certificate

active

06580301

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to clocks, and more particularly to clocks for providing synchronizing signals.
BACKGROUND OF THE INVENTION
Most integrated circuits are synchronous in operation and utilize at least one master clock and generate other clocks from that master clock. The generation of multiple clocks is for different purposes and different locations. The differing functions of the integrated circuit have different clocks for the particular purpose. For a processing system it is desirable that each cycle of the clock, a variety of options are available, such as performing any of the instructions in the instruction set of the processing system. The speed of the clock, while it is desirable that it be fast, must be slow enough to allow all of the operations necessary to complete an instruction to be completed. Some of the operations that are needed or are desirable relate to getting as many things done as possible in a single clock cycle. In order to do this, there must the needed clocks to achieve these results. One technique has been to double the clock frequency in order to provide the clocking necessary for these operations.
One disadvantage of this double frequency approach is that the need to provide a phase locked loop for it. The phase locked loop itself generally requires a voltage controlled oscillator (VCO). For proper operation, there is significant design resources and space on the integrated circuit that are required. The result is a time-consuming and space consuming approach.
Thus, there is a need for providing a clocking mechanism for operations during a cycle that does not require doubling the frequency with a phased locked loop.


REFERENCES:
patent: 4922141 (1990-05-01), Lofgren et al.
patent: 5451894 (1995-09-01), Guo
patent: 5845109 (1998-12-01), Suzuki et al.
patent: 6265918 (2001-07-01), Toda
patent: 6150863 (2002-11-01), Conn et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for a clock circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for a clock circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a clock circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3120003

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.