Boots – shoes – and leggings
Patent
1995-09-14
1998-10-20
Voeltz, Emanuel Todd
Boots, shoes, and leggings
364489, 364490, 364491, G06F 1750
Patent
active
058256580
ABSTRACT:
In a computer aided design system for assisting in the design and analysis of integrated circuits, users can specify an integrated circuit using either a conventional circuit component netlist, or an HDL circuit description. Timing constraints are specified using conventional system level timing constraints, at least one clock timing constraint and a plurality multi-cycle timing constraints specifying clock based timing constraints for the transmission of data between sequential data elements in which at least a subset of the clock based timing constraints concern timing constraints for duration longer than a single clock period. In addition, the user may provide the system with a plurality of constraint based timing path specifications, each indicating signal paths through the integrated circuit to which specified ones of the multi-cycle timing constraints are applicable and signal paths to which the specified ones of the multi-cycle timing constraints are not applicable. The computer aided design system then automatically verifies that the integrated circuit satisifies the specified timing constraints. During the timing constraint verification process, for mutli-clock timing constraints, signal arrival times and required signal arrival times are propagated and back-propagated only through signal paths consistent with the constraint based timing path specifications. In addition, the verified netlist, timing constraints and constraint based timing path specifications may be passed to a silicon compiler for automatically placing/routing a circuit in accordance with the netlist, timing constraints and constraint based timing path specifications.
REFERENCES:
patent: 5095454 (1992-03-01), Huang
patent: 5191541 (1993-03-01), Landman et al.
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5355321 (1994-10-01), Grodstein et al.
patent: 5384720 (1995-01-01), Ku et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5507029 (1996-04-01), Granato et al.
patent: 5654898 (1997-08-01), Roetcisoender et al.
Gupta et al. ("Automated multi-cycle symnbolic timing verification of microprocessor-based designs", 31st Design Automation Conference, 1 Jan. 1994).
Cherry, J.J. et al. ("Pearl: a CMOS timing analyzer", IEEE, Proceedings of the 25th ACM/IEEE Design Automation Conference, 12 Jun. 1988, pp. 148-153).
Swinnen, M. Et al. ("Timing issues related to the automated placement and routing of high performance ASICs", IEEE, Proceedings of the Fourth Annual IEEE International ASIC Conference and Exhibition, 23 Sep. 1991, pp. P14-6/1-4).
Joy, D. A. Et al. ("Clock Period Minimization with Wave Pipelining", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 4, Apr. 1993, pp. 461-472).
Fernandez Jean-Michel
Ginetti Arnold
Silve Francois
Spyrou Athanasius W.
Kik Phallaka
Todd Voeltz Emanuel
VLSI Technology Inc.
Williams Gary S.
LandOfFree
Method and a system for specifying and automatically analyzing m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and a system for specifying and automatically analyzing m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and a system for specifying and automatically analyzing m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-252141