Method and a system for processing logic programs

Details Method and a system for processing logic programs Method and a system for processing logic programs

1987-07-02

1990-06-05

Shaw, Gareth G.

Boots, shoes, and leggings

364200, 364275, 364259, G06F 900

Patent

active

049319310

ABSTRACT:
In a method for processing logic programs--especially in Prolog-like languages--using at least one processor, which allows parallelism--also retroactively--by an existing process, called "father", creating at optional OR-parallel nodes at least one process, called "son", standing in an OR-parallel relationship to the father, a deep-binding list, called "hash-window" is created only for the newly created son in which--while processing the split-off OR-parallel branch--it performs bindings to variables commonly accessible to it and its father, called "commonly accessible variables."

REFERENCES:
patent: 4775934 (1988-10-01), Houri et al.
patent: 4811210 (1989-03-01), McAulay
J. H. Chang, A Despain & D. DeGroot-And-Parallelism of Logic Programs Based on a Static Data Dependency Analysis, In IEEE 1985, Digest of Papers, pp. 218-225.
Peter Borgwardt. "Parallel Prolog Using Stack Segments on Shared Memory Multiprocessors". In IEEE (editor), 84 Int. Symposium On Logic Programming, pp. 2-11, Feb. 1984.
J. H. Chang & Doug DeGrott. "AND-Parallelism of Logic Programs Based on Static Data Dependency Analysis". In Draft Proc. Afcet85, p. 11. Oct. 1984.
A. Ciepielewski, B. Hausman and S. Haridi. "Initial Evaluation of A Virtual Machine for OR-Parallel Execution of Logic Programs". In J. V. Woods (editor), Fifth Generation Computer Architectures, pp, 81-99. Royal Institute of Technology, Sweden, 1986.
J. Crammond. "A Comparative Study of Unification Algorithms for OR-Parallel Execution of Logic Languages". In D. DeGroot (editor), Int. Conf. on Parallel Processing, pp. 131-138. IEEE, St. Charles, Ill., Aug. 1985.
Seif Haridi & Andrzej Ciepielewski. "An Or-Parallel Token Machine". In Nucleo de Inteligencia Artificial, Universidade Nova de Lisboa (editor), Proc. 1983 Logic Programming Workshop, pp. 537-552. Stockholm Sweden, Jun. 1983.
K. Kumon, H. Masuzawa, A. Itashiki. "Kabu-Wake: A New Parallel Inference Method and is Evaluation". In Proc. IEEE Compcon 86, pp. 168-172. San Francisco, Mar. 1986.
Yukio Sohma, Ken Satoh, Koichi Kumon, Hideo Masuzawa, Akihiro Itashiki. "A New Parallel Inference Mechanism Based on Sequential Processing". In UMIST (editor), IFIP TC-10 Working Conf. on Fifth Generation Computer Architecture. Manchester, Jul. 15-18, 1985.

Affiliated with

Also associated with

Rating

Method and a system for processing logic programs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and a system for processing logic programs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and a system for processing logic programs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-496240