Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1997-12-29
2000-06-06
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327142, 327199, 326 94, H03K 302
Patent
active
060723467
ABSTRACT:
The present invention provides a level sensitive circuit connected to the output portion of a register, which synchronizes an asynchronous input to a clocked network driven by the CPU system clock. The level sensitive circuit ensures that the output of the synchronizing register will always be a definite binary signal, i.e. logical 0 (ground, or absence of voltage) or logical 1 (voltage). The present invention not only minimizes the occurrence of a metastable condition, but also recognizes that metastability may occur. The present invention is optimized to prevent metastability and includes a synchronizing latch having an output circuit with a feedback mechanism that effectively causes the output voltage of the register to be a valid signal only when any metastable condition has resolved itself. More particularly, the non-inverted output of the register is utilized as feedback to the level sensitive circuit. Based on the various threshold voltages of the transistors in the level sensitive circuit, the output of the register will switch only when a sufficiently stable voltage (high or low) is present as the output of the level sensitive circuit.
REFERENCES:
patent: 5754070 (1998-05-01), Baumann et al.
Metastability in CMOS Library Elements in Reduced Supply and Technology Scaled Applications; by C.Portmann and T. Meng; IEEE Journal of Solid-State Circuits vol. 30, No. 1, Jan. 1995; pp. 39-46.
Metastability of CMOS Latch/Flip-Flop; by L.Kim and R.Dutton, IEEE Journal of Solid-State Circuits vol. 25, No. 4, Aug. 1990; pp. 942-950.
How to Detect Metastability Problems; by Hoang Nguyen, ASIC & EDA, Feb. 1993; pp. 16-24.
Exorcise Metastability from Your Design; by David Shear, EDN Dec. 10, 1992; pp. 58-64.
Control Metastability in High Speed CMOS Circuits; by T.Bowns; Design Applications, Sep. 26, 1991; pp. 74, 76, 78, and 80.
Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Tests; IEEE Journal of Solid-State Circuits; vol. 24, No. 1, Feb. 1989.
Metastable Behavior in Digital Systems; IEEE DesIgn & Test of Computers; by L.Kleeman and A.Cantoni, 1987; pp. 5-18.
Design; by S.Baker; Electronic Engineering Times; Mar. 9, 1992; pp. 37 and 38.
An Intuitive Look at Metastability; by B.Moyer; Electronic Engineering Times; Mar. 1, 1992; pp. 37-38.
Metastable-Resistant PLDs; By S.Dingman; Electronic Engineering Times; Mar. 9, 1992; pp. 38 and 39.
Callahan Timothy P.
Galanthay Theodore E.
Jorgenson Lisa K.
Metaflow Technologies, Inc.
Moy Jeffrey D.
LandOfFree
Metastable protected latch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metastable protected latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metastable protected latch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2216532