Metastable defeating fli-flop

Details Metastable defeating fli-flop Metastable defeating fli-flop

1987-05-05

1989-01-24

Zazworsky, John

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 3072992, H03K 3286

Patent

active

048002968

ABSTRACT:
A flip-flop has a master section (74) comprising two transistors (40, 48). The second transistor (48) has two emitters, the second emitter conducting in response to a metastable condition wherein both transistors (40,48) are conducting concurrently, resulting in a metastable output. The second emitter (76) draws additional current through the second transistor (48) after a delay provided by a second clock (78), thus disrupting the equilibrium of the master section (74). By drawing additional current, the second transistor (48) will turn the first transistor (40) off, enabling a valid output.

REFERENCES:
patent: 4093878 (1978-06-01), Paschal et al.
patent: 4398105 (1983-08-01), Keller
patent: 4473760 (1984-09-01), Ambrosius, III et al.
patent: 4575644 (1986-03-01), Leslie
patent: 4591737 (1986-05-01), Campbell

Affiliated with

Also associated with

Rating

Metastable defeating fli-flop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Metastable defeating fli-flop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metastable defeating fli-flop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-420606