Semiconductor device manufacturing: process – Making device array and selectively interconnecting – With electrical circuit layout
Patent
1996-07-29
1999-02-09
Graybill, David
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
With electrical circuit layout
438599, 438611, 438612, 438665, 438669, 438694, 438761, 438778, 2281805, H01L 21283, H01L 2160
Patent
active
058693572
ABSTRACT:
A metallization and bonding process for manufacturing a power semiconductor device includes a step of depositing a first metal layer over the entire surface of a chip; a step of selectively etching of the first metal layer to form desired patterns of metal interconnection lines between components previously defined; a step of depositing a layer of passivating material over the entire surface of the chip; a step of selectively etching of the layer of passivating material down to the first metal layer to define bonding areas represented by uncovered portions of the first metal layer; a step of depositing of a thick second metal layer over the entire surface of the chip; a step of selectively etching of the second metal layer down to the layer of passivating material to remove the second metal layer outside the bonding areas; and a step of connecting bonding wires to the surface of the second metal layer in correspondence of said bonding areas.
REFERENCES:
patent: 4017886 (1977-04-01), Tomono et al.
patent: 4606998 (1986-08-01), Clodgo et al.
patent: 4663820 (1987-05-01), Ionescu
patent: 4723197 (1988-02-01), Takiar et al.
patent: 4878099 (1989-10-01), Nilarp
patent: 4914054 (1990-04-01), Moriyama et al.
patent: 4965173 (1990-10-01), Gould
patent: 4984061 (1991-01-01), Matsumoto
patent: 5110408 (1992-05-01), Fujii et al.
patent: 5266446 (1993-11-01), Chang et al.
patent: 5284797 (1994-02-01), Heim
patent: 5394013 (1995-02-01), Oku et al.
patent: 5539244 (1996-07-01), Mori et al.
Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno
Graybill David
LandOfFree
Metallization and wire bonding process for manufacturing power s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metallization and wire bonding process for manufacturing power s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metallization and wire bonding process for manufacturing power s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1948030