Metal spacer in single and dual damascene processing

Details Metal spacer in single and dual damascene processing Metal spacer in single and dual damascene processing

2005-05-03

2005-05-03

Tran, Minhloan (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified configuration

C257S751000, C257S763000, C257S758000, C257S760000, C257S761000

Reexamination Certificate

active

06888251

ABSTRACT:
A method and structure for a single or dual damascene interconnect structure comprises forming wiring lines in a metallization layer over a substrate, shaping a laminated insulator stack above the metallization layer, patterning a hardmask over the laminated insulator stack, forming troughs in the hardmask, patterning the laminated insulator stack, forming vias in the patterned laminated insulator stack, creating sidewall spacers in the bottom portion of the vias, depositing an anti-reflective coating on the sidewall spacers, etching the troughs, removing the anti-reflective coating, depositing a metal layer in the troughs, vias, and sidewall spacers, and applying conductive material in the troughs and the vias. The laminated insulator stack comprises a dielectric layer further comprising oxide and polyarylene.

REFERENCES:
patent: 5126006 (1992-06-01), Cronin et al.
patent: 5965679 (1999-10-01), Godschalx et al.
patent: 6016008 (2000-01-01), Feldner
patent: 6017817 (2000-01-01), Chung et al.
patent: 6368967 (2002-04-01), Besser
patent: 6373135 (2002-04-01), Weber
patent: 6509267 (2003-01-01), Woo et al.
patent: 20020081845 (2002-06-01), Lee et al.
Semiconductor International; Low K Dielectrics: The Search Continues; Peter Singer; May, 1996; pp 88-96.
International Technology; Post Etch Cleaning of Dual Damascene System Intergrating Copper and Silk TM; Louis et al.; May, 1999; pp 103-105.
Interconnect Technology; Copper-Silk Integration in a 0.18um Double Level Metal Interconnect; Demolliens et al.; May, 1999; pp 198-199.
Interconnect Technology; Etch Process Development for Flare for Dual Damascene Architecture Using a N2/02 Plasma; Thompson et al; May, 1999; pp 59-61.
Microwave Theory and Techniques; Advanced Silicon IC Interconnect Technology and Design: Present Trends and RF Wireless Implications; R.J. Gutmann; Jun., 1999; pp 667-674.
Interconnect Technology Conference; Lithography as a Critical Step for Low-K Dual Damascene: From 248NM to 193NM; Ronse et al; Jun., 2000; pp 87-89.
Interconnect Technology; Copper Dual Damascene Integration Using Organic Low K Material: Construction Architecture Comparison; Morand et al; Jun., 2000; pp. 225-227.
Interconnect Technology Conference; Copper Dual Damascene Interconnects With Very Low-K Dielectrics Targeting for 130 NM Node; Kudo et al; Jun., 2000; pp. 270-272.
Interconnect Technology Conference; New Strategy to Improve the Mechanical Strength and to Reduce Potential Contamination of Dielectric Materials for Double Level Metal Integration; Assous et al; Jun., 2000; pp. 90-92.
Interconnect Technology Conference; A High Performance 0.13 UM Copper Beol Technology With Low-K Dielectric; Goldblatt et al; Jun., 2000; pp. 261-263.

Affiliated with

Also associated with

Rating

Metal spacer in single and dual damascene processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Metal spacer in single and dual damascene processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal spacer in single and dual damascene processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3450675