Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device – Field effect transistor
Reexamination Certificate
2006-01-24
2006-01-24
Smoot, Stephen W. (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Heterojunction device
Field effect transistor
C257S289000, C257S410000, C257S411000, C257S412000, C438S285000, C438S287000, C438S590000, C438S591000
Reexamination Certificate
active
06989556
ABSTRACT:
A self-aligned enhancement mode metal-oxide-compound semiconductor field effect transistor (10) includes a gate insulating structure comprised of a first oxide layer that includes a mixture of indium and gallium oxide compounds (30) positioned immediately on top of the compound semiconductor structure, and a second insulating layer comprised of either gallium oxygen and rare earth elements or gallium sulphur and rare earth elements positioned immediately on top of said first layer. Together the lower indium gallium oxide compound layer and the second insulating layer form a gate insulating structure. The gate insulating structure and underlying compound semiconductor layer (15) meet at an atomically abrupt interface at the surface of with the compound semiconductor wafer structure (14). The first oxide layer serves to passivate and protect the underlying compound semiconductor surface from the second insulating layer and atmospheric contamination. A refractory metal gate electrode layer (17) is positioned on upper surface (18) of the second insulating layer. The refractory metal is stable on the second insulating layer at elevated temperature. Self-aligned source and drain areas, and source and drain contacts (19, 20) are positioned on the source and drain areas (21, 22) of the device. Multiple devices are then positioned in proximity and the appropriate interconnection metal layers and insulators are utilized in concert with other passive circuit elements to form an integrated circuit structure.
REFERENCES:
patent: 3950273 (1976-04-01), Jones
patent: 4404265 (1983-09-01), Manasevit
patent: 4410902 (1983-10-01), Malik
patent: 4416952 (1983-11-01), Nishizawa et al.
patent: 4561915 (1985-12-01), Mito
patent: 4624901 (1986-11-01), Glass
patent: 4671777 (1987-06-01), van Esdonk et al.
patent: 4685193 (1987-08-01), Faria et al.
patent: 4745082 (1988-05-01), Kwok
patent: 4802180 (1989-01-01), Brandle, Jr. et al.
patent: 4843450 (1989-06-01), Kirchner et al.
patent: 4859253 (1989-08-01), Buchanan et al.
patent: 4916498 (1990-04-01), Berenz
patent: 4935789 (1990-06-01), Calviello
patent: 4970060 (1990-11-01), Belt et al.
patent: 5055445 (1991-10-01), Belt et al.
patent: 5124762 (1992-06-01), Childs et al.
patent: 5170407 (1992-12-01), Schubert et al.
patent: 5270798 (1993-12-01), Pao et al.
patent: 5323053 (1994-06-01), Luryi et al.
patent: 5386137 (1995-01-01), Dell et al.
patent: 5425043 (1995-06-01), Holonyak et al.
patent: 5451548 (1995-09-01), Hunt et al.
patent: 5491712 (1996-02-01), Lin et al.
patent: 5550089 (1996-08-01), Dutta et al.
patent: 5597768 (1997-01-01), Passlack et al.
patent: 5640751 (1997-06-01), Faria
patent: 5665658 (1997-09-01), Passlack
patent: 5693565 (1997-12-01), Camilletti et al.
patent: 5729563 (1998-03-01), Wang et al.
patent: 5739557 (1998-04-01), O'Neil et al.
patent: 5767388 (1998-06-01), Fleischer et al.
patent: 5805624 (1998-09-01), Yang et al.
patent: 5821171 (1998-10-01), Hong et al.
patent: 5838708 (1998-11-01), Lin et al.
patent: 5896408 (1999-04-01), Corzine et al.
patent: 5900653 (1999-05-01), Suzuki et al.
patent: 5912498 (1999-06-01), Hobson et al.
patent: 5930611 (1999-07-01), Okamoto
patent: 5945718 (1999-08-01), Passlack et al.
patent: 5953362 (1999-09-01), Pamulapati et al.
patent: 6006582 (1999-12-01), Bhandari et al.
patent: 6028693 (2000-02-01), Fork et al.
patent: 6030453 (2000-02-01), Passlack et al.
patent: 6045611 (2000-04-01), Ishii et al.
patent: 6069908 (2000-05-01), Yuen et al.
patent: 6071780 (2000-06-01), Okamoto et al.
patent: 6094295 (2000-07-01), Passlack et al.
patent: 6114079 (2000-09-01), Christian et al.
patent: 6121153 (2000-09-01), Kikkawa
patent: 6150677 (2000-11-01), Tanaka et al.
patent: 6207976 (2001-03-01), Takahashi et al.
patent: 6252896 (2001-06-01), Tan et al.
patent: 6313511 (2001-11-01), Noguchi
patent: 6347049 (2002-02-01), Childress et al.
patent: 6347104 (2002-02-01), Dijaili et al.
patent: 6445015 (2002-09-01), Braddock
patent: 6451711 (2002-09-01), Braddock, IV
patent: 6573528 (2003-06-01), Braddock
patent: 6670651 (2003-12-01), Braddock
patent: 2002/0024108 (2002-02-01), Lucovsky et al.
patent: 2003/0137018 (2003-07-01), Passlack et al.
patent: 20-7113 (1980-11-01), None
patent: 8085873 (1998-04-01), None
Passlack et al., “Thermodynamic and photochemical stability of low interface state density Ga2O3-GaAs structures fabricated by in-situ molecular beam epitaxy”, Applied Physics Letters, vol. 69, No. 3, pp. 302-304, Jul. 15, 1996.
Passlack et al., “Recombination velocity at oxice-GaAs interfaces fabricated by in-situ molecular beam epitaxy”, Applied Physics Letters, vol. 68, No. 25, pp. 3605-3607, Jun. 17, 1997.
Passlack et al., “Quasistatic and high frequency capacitance-voltage characterization of Ga2O3-GaAs structures fabricated by in-situ molecular beam epitaxy”, Applied Physics Letters, vol. 68, No. 8, pp. 1099-1101, Feb. 19, 1996.
Ueda et al., “Anisotropy of electrical and optical properties in B-Ga2O3single crystals”, Applied Physics Letters. vol. 71, No. 7, pp. 933-935, Aug. 18, 1997.
Ueda et al., “Synthesis and control of conductivity of ultraviolet transmitting B-Ga2O3 single crystals”, Applied Physics Letters, vol. 70, No. 26, pp. 3561-3563, Jun. 30, 1997.
Khan et al., “AIGaN/GaN Metal Oxide Semiconductor Heterostructure Field Effect Transistor”, IEEE Electron Device Letters, vol. 21, No. 2, pp. 63-65, Feb. 2000.
“1995-1996 Alfa AESAR Catalog,” 1994, p. 1244, Johnson Matthey Catalog Company, Inc., Ward Hill, MA, US.
Vurgaftman et al., “Band Parameters for III-V Semiconductors and Their Alloys,” J. Appl. Phys. PP 5816-5875 (Jun. 1, 2001).
“Gallium Oxide on Gallium Arsenide: Atomic Structure, Materials, and Devices,” Chapter 12, either published or scheduled for publication in “Gallium Oxide on Gallium Arsendie: Atomic Structure, Materials, and Devices,” in III-IV Semiconductor Heterostructures: Physics and Devices, edited by W.Z. Cai, Transworld Research Publisher, Kerala, India (2003), pp. 335-357.
Takebe et al., GaAs-MISFETs With Insulating Gate Films Formed by Direct Oxidation and by Oxinitridation fo Recessed GaAs Surfaces, IEEE Transactions on Electron Devices vol. 51, No. 3, Mar. 204, pp. 311-316.
Becke et al., “Gallium Arsenide Mos Transistors,” Solid-State Electronics, 1965, vol. 8, pp. 813-822, Great Britain.
Passlack et al., “C-V and G-V Characterization of In-Situ Fabricated Ga2O3-GaAs Interfaces for Inversion/Accumulation Device and Surface Passivation Applications,” Solid-State Electronics, 1996, vol. 39, No. 8, pp. 1133-1136, Great Britain.
Passlack et al,. “Quasistatic and High Frequency Capacitance-Voltage Characterization of Ga2O3-GaAs Structures Fabricated by in Situ Molecular Beam Epitaxy,” Appl. Phys. Lett., vol. 68(8), Feb. 19, 1996, pp. 1099-1101.
Passlack et al., “GaAs Surface Passivation Using in-Situ Oxide Deposition,” Applied Surface Science, vol. 104/105, 1996. pp. 441-447.
Passlack et al., “Infrared Micoscopy Studies on High-Power InGaAs-GaAs-InGaP Lasers with Ga2O3 Facet Coatings,” IEEE Journal of Selected Topics in Quantum Electronics, vol. 1, No. 2, Jun. 1995, pp. 110-115.
Passlack et al., “Capacitance-Voltage and Current-Voltage Characterization of AlxGalAs-GaAs Structures,” J. Appl. Phys., vol. 78, No. 12, Dec. 15, 1995, pp. 7091-7098.
Hong et al., “Novel Ga2O3(Gd2O3) Passivation Techniques to Produce Low Dit Oxide-GaAs Interfaces,” Journal of Crystal Growth, vol. 175/176, 1997, pp. 422-427.
Hong et al., “Low Interface State Density Oxide-GaAs Structures Fabricated by in Situ Molecular Beam Epitaxy,” J. Vac. Sci. Technol. B., vol. 14, No. 3, May/Jun. 1996, pp. 2297-2300.
Passlack et al., “Low Dit, Thermodynamically Stable Ga2O3-GaAs Interfaces: Fabrication, Characterization, and Modeling,” IEEE Transactions on Electron Devices, vol. 44, No. 2, Feb. 1997, pp. 214-225.
European Patent Office Supple
Neifeld IP Law PC
Osemi, Inc.
Smoot Stephen W.
LandOfFree
Metal oxide compound semiconductor integrated transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metal oxide compound semiconductor integrated transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal oxide compound semiconductor integrated transistor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3533653