Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2005-07-29
2009-02-17
Donaghue, Larry D (Department: 2154)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S229000
Reexamination Certificate
active
07493472
ABSTRACT:
A set of S-machines, a T-machine corresponding to each S-machine, a General Purpose Interconnect Matrix (GPIM), a set of I/O T-machines, a set of I/O devices, and a master time-base unit form a system for scalable, parallel, dynamically reconfigurable computing. Each S-machine is a dynamically reconfigurable computer having a memory, a first local time-base unit, and a Dynamically Reconfigurable Processing Unit (DRPU). The DRPU is implemented using a reprogrammable logic device configured as an suction Fetch Unit (IFU), a Data Operate Unit (DOU), and an Address Operate Unit (AOU), each of which are selectively reconfigured during program execution in response to a reconfiguration interrupt or the selection of a reconfiguration directive embedded within a set of program instructions. Each reconfiguration interrupt and each reconfiguration directive references a configuration data set specifying a DRPU hardware organization optimized for the implementation of a particular Instruction Set Architecture (ISA). The IFU directs reconfiguration operations, instruction fetch and decode operations, memory access operations, and issues control signals to the DOU and the AOU to facilitate instruction execution. The DOU performs data computations, and the AOU performs address computations. Each T-machine is a data transfer device having a common interface and control unit, one or more interconnect I/O units, and a second local time-base unit. The GPIM is a scalable interconnect network that facilitates parallel communication between T-machines. The set of T-machines and the GPIM facilitate parallel communication between S-machines. The T-machines also control the transfer of data between S-machines in the network, and provide the addressing operations required. A meta-address is used to provide scalable bit-addressable capability to every S-Machine.
REFERENCES:
patent: 4037094 (1977-07-01), Vandierendonck
patent: 4250545 (1981-02-01), Blahut et al.
patent: 4791603 (1988-12-01), Henry
patent: 4811214 (1989-03-01), Nosenchuck et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5042004 (1991-08-01), Agrawal et al.
patent: 5068823 (1991-11-01), Robinson
patent: 5109353 (1992-04-01), Sample et al.
patent: 5280474 (1994-01-01), Nickolls et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5386562 (1995-01-01), Jain et al.
patent: 5400262 (1995-03-01), Mohsen
patent: 5430734 (1995-07-01), Gilson
patent: 5452101 (1995-09-01), Keith
patent: 5452231 (1995-09-01), Butts et al.
patent: 5457408 (1995-10-01), Leung
patent: 5465975 (1995-11-01), Thepaut et al.
patent: 5466117 (1995-11-01), Resler et al.
patent: 5475624 (1995-12-01), West
patent: 5475856 (1995-12-01), Kogge
patent: 5497498 (1996-03-01), Taylor
patent: 5511173 (1996-04-01), Yamaura et al.
patent: 5522083 (1996-05-01), Gove et al.
patent: 5524243 (1996-06-01), Gheorghiu
patent: 5535342 (1996-07-01), Taylor
patent: 5535406 (1996-07-01), Kolchinsky
patent: 5539888 (1996-07-01), Byers et al.
patent: 5539893 (1996-07-01), Thompson et al.
patent: 5542067 (1996-07-01), Chappell et al.
patent: 5546347 (1996-08-01), Ko et al.
patent: 5546545 (1996-08-01), Rich
patent: 5546562 (1996-08-01), Patel
patent: 5548771 (1996-08-01), Davis et al.
patent: 5548775 (1996-08-01), Hershey
patent: 5550845 (1996-08-01), Traub
patent: 5550989 (1996-08-01), Santos
patent: 5551013 (1996-08-01), Beausoleil
patent: 5557734 (1996-09-01), Wilson
patent: 5574930 (1996-11-01), Halverson, Jr. et al.
patent: 5600845 (1997-02-01), Gilson
patent: 5625580 (1997-04-01), Read et al.
patent: 5684980 (1997-11-01), Casselman
patent: 5737631 (1998-04-01), Trimberger
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5752035 (1998-05-01), Trimberger
patent: 5794062 (1998-08-01), Baxter
patent: 5944813 (1999-08-01), Trimberger
patent: 6023755 (2000-02-01), Casselman
patent: 6182206 (2001-01-01), Baxter
patent: 6594752 (2003-07-01), Baxter
patent: 6961842 (2005-11-01), Baxter
patent: 2005/0256857 (2005-11-01), Lee et al.
patent: 0253530 (1988-01-01), None
patent: 1125123 (1989-05-01), None
patent: 07-175664 (1995-07-01), None
patent: 08-069447 (1996-03-01), None
patent: 08-286908 (1996-11-01), None
patent: WO 94/10627 (1994-11-01), None
patent: WO 95/09392 (1995-06-01), None
Abstract from “Video Processing Module Using a Seond Programmable Logic Device Which Reconfigures a First Programmable Logic Device for Data Transformation”, Giga Operations Corporation.
Alfke, Peter et al., “Quadrature Phase Decoder”, Xilinx Application Note (XAPP 012.001), pp. 8-173 to 8-174.
Athanas, Peter, “The Hokie Instant RISC Microprocessor”, Electrical Engineering, VISC Internet Home Page, 1996.
ATLightspeed Promotional Literature Including 3-D Scanline Texture Mapping Algorithm.
Baker, Stan, “Quo Vadis, EDA?”, Electronic Engineering Times, Jun. 26, 1995, p. 83.
Casselman, Steven, “Virtual Computing and the Virtual Computer”, Virtual Computer Corporation, 1993, IEEE, pp. 43-48.
Chapman, Ken, “Dynamic Microcontroller Using XC4000 FPGAs”, Xilinx, Dec. 1994, pp. 1-15.
CMP Publications via fulfillment by Individual, Inc., Jul. 30, 1996.
Dahl, Matthew et al., “Emulation of the Sparcle Microprocessor with the MIT Virtual Wires Emulation System”, MIT Laboratory for Computer Science (1994 IEEE), pp. 14-22.
Office Action for Japanese Patent Application No. 2005-365548, mailed Feb. 13, 2007 (uncertified translation provided).
Forrest, John, “Software Acceleration Architectures”, Software Acceleration Internet Home Page, Sep. 1995.
“German Patent and Trademark Office: Request for Examination, Date of Payment on Nov. 11, 2003,” German Application No. 19655306.7-53, Feb. 22, 2005, 10 Pages.
GO Giga Operations, “FCCM 1995 & FCCM 1996 Follow Up”.
GO Giga Operations Data Sheet for Reconfigurable Interface Card™ G900 RIC™, G900 RIC.
GO Giga Operations Data Sheet for “X213EMOD”, Release 6, Apr. 1, 1996.
GO Giga Operations Web Page on “Intellectual Property”, 1995.
New, Bernie, “Estimating the Performance of XC4000 Adders and Counters”, Xilinx Application Note (XAPP 018.00), pp. 8.116-8.118.
Razdan, Rahul, “PRISC: Programmable Reduced Instruction Set Computers”, Doctoral Thesis (Division of Applied Sciences: Computer Science), Harvard University, May 1994.
Riley, David et al., “Design and Evaluation of a Synchronous Triangular Interconnection Scheme for Interprocessor Communications”, IEEE Transactions On Computers, Feb. 1982, pp. 110-118, vol. C-31, No. 2.
Slager, Jim, “Advanced Features Squeeze onto Processor Chip”, Computer Design, Oct. 1983, pp. 189-193.
Weiss, Ray, “Viva la Revolucion!”, Computer Design, Sep. 1995, p. 109.
Wirbel, Loring, “Dolphin's KSR Buy Hikes SCI Outlook”, Electronic Engineering Times, Nov. 13, 1995, pp. 37-42.
Wirthlin, Michael et al., The Nano Processor: A Low Resource Reconfigurable Processor, IEEE, 1994, pp. 23-30.
“XCELL”, The Quarterly Journal for Xilinx Programmable Logic Users, Issue 16, First Quarter 1995, pp. 23-29.
Xilinx Application Notes, “Trademarks and Patents”, 1995.
Donaghue Larry D
Fenwick & West LLP
Ricoh & Company, Ltd.
Ricoh Silicon Valley Corporation
LandOfFree
Meta-address architecture for parallel, dynamically... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Meta-address architecture for parallel, dynamically..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Meta-address architecture for parallel, dynamically... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4068200