Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2005-11-01
2005-11-01
Donaghue, Larry D. (Department: 2154)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S229000
Reexamination Certificate
active
06961842
ABSTRACT:
A set of S-machines, a T-machine corresponding to each S-machine, a General Purpose Interconnect Matrix (GPIM), a set of I/O T-machines, a set of I/O devices, and a master time-base unit form a system for scalable, parallel, dynamically reconfigurable computing. Each S-machine is a dynamically reconfigurable computer having a memory, a first local time-base unit, and a Dynamically Reconfigurable Processing Unit (DRPU). The DRPU is implemented using a reprogrammable logic device configured as an Instruction Fetch Unit (IFU), a Data Operate Unit (DOU), and an Address Operate Unit (AOU), each of which are selectively reconfigured during program execution in response to a reconfiguration interrupt or the selection of a reconfiguration directive embedded within a set of program instructions. Each reconfiguration interrupt and each reconfiguration directive references a configuration data set specifying a DRPU hardware organization optimized for the implementation of a particular Instruction Set Architecture (ISA). The IFU directs reconfiguration operations, instruction fetch and decode operations, memory access operations, and issues control signals to the DOU and the AOU to facilitate instruction execution. The DOU performs data computations, and the AOU performs address computations. Each T-machine is a data transfer device having a common interface and control unit, one or more interconnect I/O units, and a second local time-base unit. The GPIM is a scalable interconnect network that facilitates parallel communication between T-machines. The set of T-machines and the GPIM facilitate parallel communication between S-machines. The T-machines also control the transfer of data between S-machines in the network, and provide the addressing operations required. A meta-address is used to provide scalable bit-addressable capability to every S-machine.
REFERENCES:
patent: 4791603 (1988-12-01), Henry
patent: 5109353 (1992-04-01), Sample et al.
patent: 5400262 (1995-03-01), Mohsen
patent: 5452231 (1995-09-01), Butts et al.
patent: 5535342 (1996-07-01), Taylor
patent: 6594752 (2003-07-01), Baxter
patent: 0253530 (1988-01-01), None
patent: 1125123 (1989-05-01), None
“German Patent and Trademark Office: Request for Examination, Date of Payment on Nov. 11th2003,” German Application No. 19655306, 7-53, Feb. 22, 2005, 10 pages.
Donaghue Larry D.
Fenwick & West LLP
Ricoh & Company, Ltd.
Ricoh Silicon Valley Corporation
LandOfFree
Meta-address architecture for parallel, dynamically... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Meta-address architecture for parallel, dynamically..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Meta-address architecture for parallel, dynamically... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3482509