Electrical computers and digital processing systems: multicomput – Multicomputer data transferring via shared memory – Accessing another computer's memory
Reexamination Certificate
2007-06-19
2007-06-19
Donaghue, Larry D. (Department: 2154)
Electrical computers and digital processing systems: multicomput
Multicomputer data transferring via shared memory
Accessing another computer's memory
Reexamination Certificate
active
09213613
ABSTRACT:
A shared resources service processor facilitates messaging between line processors and provides a single point of contact for a user interfacing with line processor(s), for example in a storage system interface. Shared memory is divided into “mailboxes” that are used to communicate between the line processors and the service processor. The service processor issues a system management interrupt to any or all of the line processors. This interrupt indicates to the line processor(s) that it should go out to the shared memory and read its respective mailbox. In operation, the service processor can deliver a message, i.e. command, to a line processor's mailbox, for example to tell a line processor to go off-line or on-line. The service processor will write the command into the mailbox and then assert the system management interrupt on the appropriate line processor that it wants to read the mailbox. The line processor receiving the interrupt will take the interrupt vector, read the mailbox, interpret the command and deliver the appropriate response to the mailbox. The line processor(s) conserves backplane bandwidth by selectively consolidating selected tasks onto the service processor to reduce the number of accesses to the backplane.
REFERENCES:
patent: 4862354 (1989-08-01), Fiacconi et al.
patent: 4894828 (1990-01-01), Novy et al.
patent: 5133071 (1992-07-01), Sato et al.
patent: 5375219 (1994-12-01), Okabe
patent: 5574863 (1996-11-01), Nelson et al.
patent: 5608873 (1997-03-01), Feemster et al.
patent: 5613085 (1997-03-01), Lee et al.
patent: 5742792 (1998-04-01), Yanai et al.
patent: 5815651 (1998-09-01), Litt
patent: 5850521 (1998-12-01), Morganti et al.
patent: 5878377 (1999-03-01), Hamilton et al.
patent: 5884055 (1999-03-01), Tung et al.
patent: 5928367 (1999-07-01), Nelson et al.
patent: 6026459 (2000-02-01), Huppenthal
patent: 6167485 (2000-12-01), Kedem
patent: 6195761 (2001-02-01), Kedem
patent: 6216179 (2001-04-01), Murata et al.
patent: 6266740 (2001-07-01), Don et al.
patent: 6269424 (2001-07-01), Katsuragi et al.
patent: 6279050 (2001-08-01), Chilton et al.
patent: 6324612 (2001-11-01), Chen et al.
patent: 6493825 (2002-12-01), Blumenau et al.
patent: 6665703 (2003-12-01), Shatil et al.
patent: 6725331 (2004-04-01), Kedem
patent: 6728746 (2004-04-01), Murase et al.
van der Wal, A., “Efficient Interprocessor Communication in a Tightly Coupled Homogenous Multiprocessor System,” Proc. of the IEEE Workshop on Future Trends of Distributed Computing Systems, IEEE, pp. 362-368, Oct. 1990.
Webster's II New College Dictionary, Houghton Mifflin Co., p. 1030, 1995.
Microsoft Press Computer Dictionary, 3rd ed., Microsoft Press p. 415, 1997.
Gupta Reema
Tringale Alesia
Wang Yao
BainwoodHuang
Donaghue Larry D.
EMC Corporation
LandOfFree
Messaging mechanism employing mailboxes for inter processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Messaging mechanism employing mailboxes for inter processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Messaging mechanism employing mailboxes for inter processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3867827