Message switching system

Details Message switching system Message switching system

2006-07-11

2009-12-29

Ton, Dang T (Department: 2419)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S413000

Reexamination Certificate

active

07639704

ABSTRACT:
The message switching system (51) comprises at least two inputs (52, 53, 54, 55) and at least one output (56), first arbitration means (62) dedicated to said output (56), and management means (64) designed to determine a relative order OR(i,j) of one input relative to the other, for any pair of separate inputs belonging to the system (51) and having sent requests for the assignment of said output (56), and designed to assign said output (56). Said management means (64) comprise storage means (70) designed to store said relative orders OR(i,j), initialization means (66) designed to initialize said relative orders OR(i,j) such that only one of said inputs takes priority on initialization, and updating means (68) designed to update all of said relative orders when a new request arrives at said first arbitration means (62), or when said output is assigned to one of said inputs.

REFERENCES:
patent: 2243851 (1941-06-01), Booth et al.
patent: 5157654 (1992-10-01), Cisneros
patent: 5313649 (1994-05-01), Hsu et al.
patent: 5424590 (1995-06-01), Sato et al.
patent: 5495197 (1996-02-01), Hayashi et al.
patent: 5541932 (1996-07-01), Nguyen et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5651002 (1997-07-01), Van Seters et al.
patent: 5764093 (1998-06-01), Hayashi et al.
patent: 5784374 (1998-07-01), Runaldue
patent: 5844954 (1998-12-01), Casasanta et al.
patent: 5896380 (1999-04-01), Brown et al.
patent: 5931926 (1999-08-01), Yeung et al.
patent: 6151316 (2000-11-01), Crayford et al.
patent: 6211739 (2001-04-01), Synder et al.
patent: 6260152 (2001-07-01), Cole et al.
patent: 6339553 (2002-01-01), Kuge
patent: 6400720 (2002-06-01), Ovadia et al.
patent: 6549047 (2003-04-01), Yamazaki et al.
patent: 6625160 (2003-09-01), Suzuki
patent: 6661303 (2003-12-01), Ghoshal
patent: 6721309 (2004-04-01), Stone et al.
patent: 6738820 (2004-05-01), Hilt
patent: 6759911 (2004-07-01), Gomm et al.
patent: 6812760 (2004-11-01), Kim et al.
patent: 6850542 (2005-02-01), Tzeng
patent: 6901074 (2005-05-01), Yamasaki
patent: 6915361 (2005-07-01), Alpert et al.
patent: 7050431 (2006-05-01), Tzeng
patent: 7092360 (2006-08-01), Saint-Hilaire et al.
patent: 7148728 (2006-12-01), Montperrus et al.
patent: 7321594 (2008-01-01), Murakami et al.
patent: 2002/0085582 (2002-07-01), Kim
patent: 2002/0196785 (2002-12-01), Connor
patent: 2003/0227932 (2003-12-01), Meempat et al.
patent: 2004/0017820 (2004-01-01), Garinger et al.
patent: 2004/0128413 (2004-07-01), Chelcea et al.
patent: 2005/0025169 (2005-02-01), Douady et al.
patent: 2005/0086412 (2005-04-01), Douady et al.
patent: 2005/0104644 (2005-05-01), Montperrus et al.
patent: 2005/0141505 (2005-06-01), Douady et al.
patent: 2005/0154843 (2005-07-01), Douady et al.
patent: 2005/0157717 (2005-07-01), Douady et al.
patent: 2005/0210325 (2005-09-01), Douady et al.
patent: 2007/0002634 (2007-01-01), Montperrus
patent: 752642 (1997-01-01), None
patent: 2814007 (2002-03-01), None
patent: 0195089 (2001-12-01), None
Olsson et al., “A Digital PLL made from Standard Cells” Proceedings from European Conference on Circuit Theory and Design (ECCTD) 2001, 4 pages.
OIsson et al., “Fully integrated standard cell digital PLL” Electronic Letters, vol. 37, No. 4, Feb. 15, 2001, pp. 211-212.
OIsson et al., “A Digitally Controlled PLL for Digital SOCs” IEEE International Symposium on Circuits and Systems, 2003, 4 pages.
Co-pending U.S. Appl. No. 11/399,293 entitled “System and Method of On-Circuit Asynchronous Communication, Between Synchronous Subcircuits” filed Apr. 6, 2006, available in PAIR.
Co-pending U.S. Appl. No. 11/407,391 entitled “System and Method for the Static Routing of Data Packet Streams in an Interconnect Network” filed Apr. 19, 2006, available in PAIR.
Co-pending U.S. Appl. No. 11/482,175 entitled “System of Interconnections for External Functional Blocks on a Chip Provided With a Single Configurable Communication Protocol” filed Jul. 6, 2006, available in PAIR.
Co-pending U.S. Appl. No. 11/483,419 entitled “Process for Designing a Circuit for Synchronizing Data Asynchronously Exchanged Between Two Synchronous Blocks, and Synchronization Circuit Fabricated by Same” filed Jul. 7, 2006, available in PAIR.
Co-pending U.S. Appl. No. 11/516,811 entitled “System and Method for Managing Messages Transmitted in an Interconnect Network” filed Sep. 6, 2006, available in PAIR.
Co-pending U.S. Appl. No. 11/518,384 entitled “System for Managing Messages Transmitted in an On-Chip Interconnect Network” filed Sep. 8, 2006, available in PAIR.
Rapport de Recherche Preliminaire for FR 0602810, mailed Nov. 6, 2006; 2 pages.
Cheung et al. ,“Fuzzy Service Scheduling Scheme in ATM Networks”, IEEE, Jun. 11, 2001, pp. 3122-3123.

Affiliated with

Also associated with

Rating

Message switching system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Message switching system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Message switching system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4120216