Message passing system for distributed shared memory multiproces

Details Message passing system for distributed shared memory multiproces Message passing system for distributed shared memory multiproces

1994-10-03

1997-04-01

Lim, Krisna

39520007, 39520008, 395448, 395474, 395670, 395842, G06F 1300, G06F 1516

Patent

active

056175370

ABSTRACT:
In a multiprocessor system, each processor module comprises a processor, a distributed shared memory, a distributed memory coupler for controlling copying between distributed shared memories and a distributed memory protector for protecting said distributed shared memory against illegal access. The distributed shared memories are assigned global addresses common to all the processor modules, and the distributed shared memory of each processor module has its addresses shared with the distributed shared memory of each processor module which is the destinatiion of data transfer. Message buffers and message control areas on the distributed shared memory are divided into areas specified by a combination of sending and receiving processor modules. A processing request area on the distributed shared memory is divided corresponding to each receiving processor module and arranged accordingly. The processing request area on the receiver's side distributed shared memory has a FIFO structure. The sender's side distributed memory coupler stores identifying information of the destination processor module between the processor module communication and, upon occurrence of a write into the distributed shared memory, sends a write address and write data to the destination processor module. The receiver's side distributed memory coupler copies the received write data into the distributed shared memory of the processor module to which the distributed shared memory coupler belongs, by receiving write address and write data from the sender's side distributed memory coupler.

REFERENCES:
patent: 4811216 (1989-03-01), Bishop et al.
patent: 4951193 (1990-08-01), Muramatsu et al.
patent: 5043873 (1991-08-01), Muramatsu et al.
patent: 5093913 (1992-03-01), Bishop et al.
patent: 5129093 (1992-07-01), Muramatsu et al.
patent: 5146607 (1992-09-01), Sood et al.
patent: 5179665 (1993-01-01), Rosland et al.
patent: 5182801 (1993-01-01), Asfour
patent: 5214759 (1993-05-01), Yamaoka et al.
patent: 5276806 (1994-01-01), Sandberg et al.
patent: 5305362 (1994-04-01), Butts, Jr. et al.
patent: 5455920 (1995-10-01), Muramatsu
T. Shimizu, et al., "Low-Latency Message Communication Support for the AP1000", Proceedings of the 19th International Symposium on Computer Architecture, 1992, pp. 288-297.
Blumrich, M.A., et al., "Virtual Memory Mapped Network Interface for the Shrimp Multicomputer", Proceedings of the 21st International Symposium on Computer Architecture, 1994, pp. 142-152.
Wilson, A.W., Jr., et al., "Hardware Assist for Distributed Shared Memory", Proceedings of the 13 International Conference on Distributed Computing Systems, 1993, pp. 246-255.
Wittie, L.D., et al., "Eager Sharing for Efficient Massive Parallelism", Proceedings of the 21st International Conference on Parallel Processing, 1992, pp. II-251 -II-255.

Affiliated with

Also associated with

Rating

Message passing system for distributed shared memory multiproces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Message passing system for distributed shared memory multiproces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Message passing system for distributed shared memory multiproces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-547223