Electrical computers and digital processing systems: processing – Processing architecture – Distributed processing system
Reexamination Certificate
2011-07-19
2011-07-19
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Distributed processing system
C712S031000
Reexamination Certificate
active
07984267
ABSTRACT:
Executing a service program for an accelerator application program in a hybrid computing environment that includes a host computer and an accelerator, the host computer and the accelerator adapted to one another for data communications by a system level message passing module; where the service program includes a host portion and an accelerator portion and executing a service program for an accelerator includes receiving, from the host portion, operating information for the accelerator portion; starting the accelerator portion on the accelerator; providing, to the accelerator portion, operating information for the accelerator application program; establishing direct data communications between the host portion and the accelerator portion; and, responsive to an instruction communicated directly from the host portion, executing the accelerator application program.
REFERENCES:
patent: 4989131 (1991-01-01), Stone
patent: 5363484 (1994-11-01), Desnoyers et al.
patent: 5467459 (1995-11-01), Alexander et al.
patent: 5590345 (1996-12-01), Barker et al.
patent: 5613146 (1997-03-01), Gove et al.
patent: 6266745 (2001-07-01), De Backer et al.
patent: 6377979 (2002-04-01), Yamashita et al.
patent: 6473849 (2002-10-01), Keller et al.
patent: 6598130 (2003-07-01), Harris et al.
patent: 7383330 (2008-06-01), Moran et al.
patent: 7418574 (2008-08-01), Mathur et al.
patent: 7469273 (2008-12-01), Anderson et al.
patent: 7631023 (2009-12-01), Kaiser et al.
patent: 7668924 (2010-02-01), Young et al.
patent: 7814295 (2010-10-01), Inglett et al.
patent: 2002/0056033 (2002-05-01), Huppenthal
patent: 2002/0108059 (2002-08-01), Canion et al.
patent: 2003/0061432 (2003-03-01), Huppenthal et al.
patent: 2003/0226018 (2003-12-01), Tardo et al.
patent: 2006/0018341 (2006-01-01), Pettery et al.
patent: 2006/0168435 (2006-07-01), Svensson et al.
patent: 2007/0255802 (2007-11-01), Aloni et al.
patent: 2008/0028103 (2008-01-01), Schlansker et al.
patent: 2008/0091855 (2008-04-01), Moertl et al.
patent: 2008/0183882 (2008-07-01), Flynn et al.
patent: 2008/0256330 (2008-10-01), Wang et al.
patent: 2008/0259086 (2008-10-01), Doi et al.
patent: 2009/0024734 (2009-01-01), Merbach et al.
patent: 2009/0080428 (2009-03-01), Witkowski et al.
patent: 2009/0110326 (2009-04-01), Kim et al.
patent: 2010/0036940 (2010-02-01), Carey et al.
patent: 2010/0058031 (2010-03-01), Aho et al.
patent: 2010/0058356 (2010-03-01), Aho et al.
patent: 2010/0064295 (2010-03-01), Aho et al.
patent: 2010/0153541 (2010-06-01), Arimilli et al.
patent: 2010/0191711 (2010-07-01), Carey et al.
patent: 2010/0191822 (2010-07-01), Archer et al.
patent: 2010/0191823 (2010-07-01), Archer et al.
patent: 2010/0191909 (2010-07-01), Archer et al.
patent: 2010/0191917 (2010-07-01), Archer et al.
patent: 2010/0191923 (2010-07-01), Archer et al.
patent: 2010/0192123 (2010-07-01), Carey et al.
patent: 2010/0198997 (2010-08-01), Archer et al.
patent: 2010/0274868 (2010-10-01), Arroyo et al.
patent: 2011/0035556 (2011-02-01), Aho et al.
Buonadonna, Phillip, Culler, David, “Queue Pair IP: A Hybrid Architecture For System Area Networks”, Aug. 7, 2002. Computer Architecture. 2002. Proceedings. 29th Annual Symposium. pp. 247-256.
Brightwell, Rin, Doerfler, Doug, Underwood D., Keith, “A Preliminary Analysis of the Infiniband and XD1 Network Interfaces”, Jun. 26, 2006, Parallel and Distribution Processing Symposium, 2006. IPDPS 2006. 20th International, p. 8.
Office Action, U.S. Appl. No. 12/189,342, Aug. 11, 2008.
Office Action, U.S. Appl. No. 12/428,646, Feb. 7, 2007.
U.S. Appl. No. 12/771,627, Apr. 2010.
Rexford, Jennifer, Bonomi Flavio; Greenberg Albert, Wong Albert, “Scalable Architectures for Integrated Traffic Shaping and Link Scheduling in High-Speed ATM Switches”, Jun. 5, 1997, IEEE Journal on Selected Areas in Communications, vol. 15 No. 5, pp. 938-950.
Office Action, U.S. Appl. No. 12/204,352, Dec. 16, 2010.
Final Office Action, U.S. Appl. No. 12/189,342, Dec. 23, 2010.
Office Action, U.S. Appl. No. 12/362,137, Nov. 22, 2010.
Office Action, U.S. Appl. No. 12/364,590, Nov. 11, 2010.
Office Action, U.S. Appl. No. 12/361,910, Nov. 19, 2010.
Aho Michael E.
Matinata Ricardo M.
Sanjar Amir F.
Stewart Gordon G.
Wright, Jr. Cornell G.
Biggers & Ohanian LLP
International Business Machines - Corporation
Kim Kenneth S
LandOfFree
Message passing module in hybrid computing system starting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Message passing module in hybrid computing system starting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Message passing module in hybrid computing system starting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2722950