Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer data transfer regulating
Patent
1997-11-05
2000-01-11
Meky, Moustafa M.
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer data transfer regulating
370229, G06F 1300
Patent
active
060147091
ABSTRACT:
System and method for controlling the flow of messages in a computer system to minimize congestion and prevent deadlocks in communications. The computer system includes a main memory, a plurality of crossbar switches, a plurality of third level caches, and a plurality of input/output modules, which are interconnected via the communications network of the computer system. System and method prevents deadlocks between input/output modules and main memory, and between processors and main memory caused by data needed for making forward progress in processing being trapped behind messages. System and method utilize control signals and auxiliary buffers to hold and redirect messages out of the path of data so that data may flow to the input/output modules and processors when needed, and messages may flow when convenient.
REFERENCES:
patent: 3641505 (1972-02-01), Artz et al.
patent: 3768074 (1973-10-01), Sharp et al.
patent: 3812469 (1974-05-01), Hauck et al.
patent: 4000485 (1976-12-01), Barlow et al.
patent: 4240143 (1980-12-01), Besemer et al.
patent: 4245306 (1981-01-01), Besemer et al.
patent: 4253144 (1981-02-01), Bellamy et al.
patent: 4253146 (1981-02-01), Bellamy et al.
patent: 4392196 (1983-07-01), Glenn et al.
patent: 4441155 (1984-04-01), Fletcher et al.
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4466059 (1984-08-01), Bastian et al.
patent: 4488217 (1984-12-01), Binder et al.
patent: 4562536 (1985-12-01), Keeley et al.
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4586133 (1986-04-01), Steckler
patent: 4667288 (1987-05-01), Keeley et al.
patent: 4686621 (1987-08-01), Keeley et al.
patent: 4843541 (1989-06-01), Bean et al.
patent: 4875155 (1989-10-01), Iskiyan et al.
patent: 4929940 (1990-05-01), Franaszck et al.
patent: 4967414 (1990-10-01), Lusch et al.
patent: 5016167 (1991-05-01), Nguyen et al.
patent: 5047920 (1991-09-01), Funabashi
patent: 5060136 (1991-10-01), Furney et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5142676 (1992-08-01), Fried et al.
patent: 5237670 (1993-08-01), Wakerly
patent: 5251308 (1993-10-01), Frank et al.
patent: 5257361 (1993-10-01), Doi et al.
patent: 5276884 (1994-01-01), Mohan et al.
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5327538 (1994-07-01), Hamaguchi et al.
patent: 5392416 (1995-02-01), Doi et al.
patent: 5408629 (1995-04-01), Tsuchiva et al.
patent: 5465336 (1995-11-01), Imai et al.
patent: 5490280 (1996-02-01), Gupta et al.
patent: 5497472 (1996-03-01), Yamamoto et al.
patent: 5499354 (1996-03-01), Aschoff et al.
patent: 5504874 (1996-04-01), Galles et al.
patent: 5537569 (1996-07-01), Masubuchi
patent: 5559970 (1996-09-01), Sharma
patent: 5568663 (1996-10-01), Boudou et al.
patent: 5581725 (1996-12-01), Nakayama
patent: 5687013 (1997-11-01), Henmi
patent: 5717897 (1998-02-01), McCrory
patent: 5717942 (1998-02-01), Haupt et al.
"Exemplar System Architecture" from http://www.hp/com/wsg/products/servers/exemplar/sx-class/exemplar.htm, Downloaded Feb. 12, 1998. (Date of Publication unknown).
Stenstrom et al., "Trends in Shared Memory Multiprocessing", Computer, Dec. 1997, pp. 44-50.
Burroughs Corporation, "B6800" Multiprocessor System, Aug. 21, 1979, B 6000 Series Systems Notes, Mark III.1 Release, Sep. 1979, pp. 53-84.
Stenstrom, et al., "Boosting the Performance of Shared Memory Multiprocessors," Computer, Jul. 1997, pp. 63-70.
M.S. Yousif, et al., "Cache Coherence in Multiprocessor: A Survey," Advances in Computers, vol. 10, 1995, pp. 127-179.
Fred R. Goldstein, "Congestion Control in Frame Relay Networks Using Explicit Binary Feedback," Conference Proceedings, Mar. 27-30 , 1991, pp. 558-564.
IBM Technical Disclosure Bulletin, "Compact Global Table for Management of Multiple Caches," vol. 32, No. 7, Dec. 1, 1989, pp. 322-324.
Bauman Mitchell A.
Gulick Robert C.
Morrissey Douglas E.
Adornato Rocco L.
Meky Moustafa M.
Samuels Steven B.
Starr Mark T.
Unisys Corporation
LandOfFree
Message flow protocol for avoiding deadlocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Message flow protocol for avoiding deadlocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Message flow protocol for avoiding deadlocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1470493