Boots – shoes – and leggings
Patent
1994-08-23
1996-12-31
Geckil, Mehmet B.
Boots, shoes, and leggings
39520001, 364DIG1, 364228, 364229, 3642423, 3642319, 3642304, G06F 1300
Patent
active
055903568
ABSTRACT:
A Monolithic Synchronous Processor (MeshSP) processes data and incorporates a mesh parallel computer architecture, primarily SIMD, thereby combining high data throughput with modest size, weight, power and cost. Each MeshSP processor node utilizes a single DSP processor element, a large internal memory of at least 128k-bytes, and separately operable computational and I/O processing sections. The processor element provides data throughput of at least 120 MFlops. The processor is programmed in ANSI C and without parallel extensions. A combination of on-chip DMA hardware and system software simplifies data I/O and interprocessor communication. The MeshSP is programmed to solve a wide variety of computationally demanding signal processing problems. A functional simulator enables MeshSP algorithms to be coded and tested on a personal computer.
REFERENCES:
patent: 3979728 (1976-09-01), Reddaway
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4314349 (1982-02-01), Batcher
patent: 4463423 (1984-07-01), Potash et al.
patent: 4466061 (1984-08-01), Desantis et al.
patent: 4468736 (1984-08-01), Desantis et al.
patent: 4598400 (1986-07-01), Hillis
patent: 4701847 (1987-10-01), Nichols
patent: 4729095 (1988-03-01), Colley et al.
patent: 4782444 (1988-11-01), Munshi et al.
patent: 4873626 (1989-10-01), Gifford
patent: 4967326 (1990-10-01), May
patent: 5031092 (1991-07-01), Edwards et al.
patent: 5038282 (1991-08-01), Gilbert et al.
patent: 5045993 (1991-09-01), Murakami et al.
patent: 5101480 (1992-03-01), Shin et al.
patent: 5113523 (1992-05-01), Colley et al.
patent: 5121498 (1992-06-01), Gilbert et al.
patent: 5150290 (1992-09-01), Hunt
patent: 5179672 (1993-01-01), Genduso et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5243698 (1993-09-01), May
patent: 5251303 (1993-10-01), Fogg, Jr. et al.
patent: 5280607 (1994-01-01), Bruck et al.
patent: 5349682 (1994-09-01), Rosenberry
patent: 5355492 (1994-10-01), Frankel et al.
patent: 5361363 (1994-11-01), Wells et al.
patent: 5367636 (1994-11-01), Colley et al.
Bouknight et al., "The Illiac IV System", Proceedings of the IEEE, 60:369-388 (1972).
Hillis, Daniel, "The Connection Machine", Scientific American, 108-115 (1987).
Hunt et al., "Application of a Parallel Processor to the Solution of Finite Difference Problems", Elliptic Problem Solvers, 339-344 (1981).
Norrie, "Supercomputer for Superproblems: An Architectural Introduction", IEEE, 62-73 (1984).
D. Parkinson, "The Distributed Array Processor", Computer Physics Communications, 28:325-337 (1983).
Reed et al., "The Aspro Parallel Inference Engine", Digital Systems Department, Goodyear Aerospace, 248-259 (1973).
Smith, Douglas R., "The Architecture of the Massively Parallel Processor", IEEE, 56-59 (1987).
Tsoras, John, "The Massively Parallel Processor", Digital Technology Department, Goodyear Aerospace Corporation, 196-201 (1981).
"User Manual for the ILLIAC IV System", Burroughs Corporation, (1960 and 1973).
O'Donnell, "Parallel VLSI Architecture Emulation and the Organization of ASPA/MPP", First Symposium on the Frontiers of Massively Parallel Computation, NASA's Goddard Space Flight Center, 75-84 (1986).
"Technical Summary-The Massively Parallel Processor", First Symposium on the Frontiers of Massively Parallel Scientific Computation, NASA's Goddard Space Flight Center, 293-298 (1986).
Diefendorff et al., "Organization of the Motorola 88110 Superscalar RISC Microprocessor", IEEE Micro, 40-63 (1992).
Wodopian, Mike, "High Performance DMA for the VMEbus", Digital Design, 89-94 (1985).
Srinivasan et al., "A Novel Addressing Scheme for Two Dimensional Data Access in Digital Signal Processors", IEEE, 1:2-6 (1989).
Srinivasan et al., "Two-Dimensional Addressing Scheme for Digital Signal Processors", Electronics Letters, 8:677-679 (1991).
Johnson, I. C., "A Microcontolled DMA with Versitile Linked List Capability for Lan Gateway Applications", IEEE, (1986).
"Request for Proposal for the Development and Fabrication of a Monolithic Synchronous Processor Slave Element", (1990).
Gilbert et al., "The Monolithic Synchronous Processor", Lincoln Laboratory, Massachusetts Institute of Technology, (1994).
"ADSP--21060 Preliminary User's Manual-SHARC", Analog Devices, (1993).
"ADSP-2106x SHARC Preliminary User's Manual", Analog Devices, (1994).
"ADSP-21060/62 SHARC Preliminary Data Sheet ADSP-21060/62 SHARC Super Harvard Architecture Computer", Analog Devices, (1994).
"ILLIAC IV Systems Characteristics and Programming Manual." Goodyear Aerospace Corporation., Nasa CR-2159: 2-10 to 2-12 (1973).
Batcher, Kenneth E., "Architecture of the MPP." Goodyear Aerospace Corporation., 170-174.
Batcher, Kenneth E., "Array Unit." Goodyear Aerospace Corporation., 1-190.
Batcher, Kenneth E., "The MPP in the Future." Defense Systems Division Goodyear Aerospace Corporation., 60-62 (1987).
Bond, John, "Parallel-Processing Concepts Finally Come Together In Real Systems." Computer Design., 51-74 (1987).
Fisher, James R. "Frontiers of Massively Parallel Scientific Computation." National Aeronautics and Space Administration., Nasa CP-2478: 1-321 (1987).
Mokhoff, Nicolas, "Parallelism Breeds A New Class of Supercomputers." Computer Design., 53-65 (1987).
Norrie, Chris, "Supercomputers for Superproblems: An Architectural Introduction." Computer., 62-73 (1984).
Reed, et al., "The Aspro Parallel Inference Engine (A Real-Time Expert System)." Goodyear Aerospace Corporation., 248-259.
Smith, Douglas R., "The Architecture of the Massively Parallel Processor." Goodyear Aerospace Corporation., 56-59 (1987).
Tsoras, John, "The Massively Parallel Processor (MPP) Innovation In High Speed Processors." Goodyear Aerospace Corporation., 196-201 (1981).
User Manual for ILLIAC IV System by Burroughs Corporation, 1960's.
Joe E. Brewer et al, "A Monolithic Processing Subsystem", IEEE Transactions on Components Packaging and Manufacturing Technology, Part B, vol. 17, No. 3, Aug. 1994.
Geckil Mehmet B.
Massachusetts Institute of Technology
LandOfFree
Mesh parallel computer architecture apparatus and associated met does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mesh parallel computer architecture apparatus and associated met, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mesh parallel computer architecture apparatus and associated met will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1150135