Merged array PLA device, circuit, fabrication method and testing

Details Merged array PLA device, circuit, fabrication method and testing Merged array PLA device, circuit, fabrication method and testing

1978-09-25

1980-07-08

Wojciechowicz, Edward J.

357 44, 357 45, 357 46, 357 59, 357 68, H01L 2702

Patent

active

042120268

ABSTRACT:
A merged AND/OR array PLA is disclosed wherein the merger is accomplished by forming the gates of the FET devices in the AND array by means of an upper conductor layer and the gates of the FET devices in the OR array, which are connected to the drain of the devices in the AND array, by means of lower level conductor layer, so that the devices are contiguous. The PLA structure uses a polysilicon layer for interconnection between AND array FET drains and OR array FET gates, with the AND array FETs and OR array FETs being intermixed in a single array. The OR array outputs are oriented vertically, alternating between the AND product terms and ground diffusions. All PLA outputs are oriented vertically within the same array. Orienting the polycrystalline silicon line parallel to the input line and orienting the axes of the centroids for the AND FETs and the OR FETs parallel to the input line allows a retention of the high density for the array by permitting the placement of output latches on the top and bottom edges of the array and the placement of the input driver/decoder circuits on the lateral edges of the array so that the close pitch of the array can be maintained. Several alternate device structures and their methods of fabrication are disclosed for implementing the merged array PLA. A testing technique and special testing circuitry is disclosed which makes use of the existing bit partitioning input buffer as the source of test patterns and the existing output latches as the storage for the test response bits for individually testing both the AND components and the OR components in the merged array PLA.

REFERENCES:
patent: 3936812 (1976-02-01), Cox et al.
patent: 4006492 (1977-02-01), Eichelberger et al.
patent: 4084108 (1978-04-01), Fujimoto
IBM-TDB-vol. 15, No. 4, Sep. 1972, pp. 1227-1229.
IBM-TDB-vol. 17, No. 10, Mar. 1975, pp. 2957-2958.
IBM-TDB-vol. 17, No. 9, Feb. 1975, pp. 2705-2706.
IBM-TDB-vol. 19, No. 3, Aug. 1976, pp. 993-995.

Affiliated with

Also associated with

Rating

Merged array PLA device, circuit, fabrication method and testing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Merged array PLA device, circuit, fabrication method and testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Merged array PLA device, circuit, fabrication method and testing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-562766